FPGA designs with Verilog and SystemVerilog

Meher Krishna Patel
Created on: October, 2017
Last updated: May, 2020

More documents are freely available at PythonDSP
# Table of contents

1 First project  
1.1 Introduction ............................................................. 1  
1.2 Creating the project ...................................................... 1  
1.3 Digital design using ‘block schematics’ ............................... 1  
1.4 Manual pin assignment and compilation ............................... 8  
1.5 Load the design on FPGA ................................................ 8  
1.6 Digital design using ‘Verilog codes’ .................................. 10  
1.7 Pin assignments using ‘.csv’ file ..................................... 11  
1.8 Converting the Verilog design to symbol ............................. 11  
1.9 Convert Block schematic to ‘Verilog code’ and ‘Symbol’ .......... 14  
1.10 Conclusion ................................................................. 17

2 Overview  
2.1 Introduction ............................................................... 18  
2.2 Modeling styles ........................................................... 18  
  2.2.1 Continuous assignment statements ................................. 18  
  2.2.2 Comparators using Continuous assignment statements ....... 19  
  2.2.3 Structural modeling .................................................. 22  
  2.2.4 Procedural assignment statements ................................. 24  
  2.2.5 Mixed modeling ...................................................... 25  
2.3 Conclusion ................................................................. 26

3 Data types  
3.1 Introduction ..................................................................... 27  
3.2 Lexical rules ..................................................................... 27  
3.3 Data types ....................................................................... 27  
3.4 Logic values ..................................................................... 27  
3.5 Number representation ..................................................... 28  
3.6 Signed numbers ................................................................ 28  
3.7 Operators ........................................................................ 29  
3.8 Arithmetic operator ......................................................... 29  
  3.8.1 Bitwise operators ....................................................... 29  
  3.8.2 Relational operators .................................................... 30  
  3.8.3 Logical operators ....................................................... 30  
  3.8.4 Shift operators .......................................................... 30  
  3.8.5 Concatenation and replication operators ......................... 30  
  3.8.6 Conditional operator ................................................... 30  
  3.8.7 Parameter and localparam ........................................... 31  
  3.8.8 localparam ............................................................... 32  
  3.8.9 Parameter and defparam ............................................. 32  
3.9 Conclusion ....................................................................... 34
Chapter 1

First project

1.1 Introduction

In this tutorial, full adder is designed with the help of half adders. Here we will learn following methods to create/implement the digital designs using Altera-Quartus software,

- Digital design using ‘block schematics’,
- Digital design using ‘Verilog codes’,
- Manual pin assignment for implementation,
- Pin assignments using ‘.csv’ file,
- Loading the design on FPGA,
- Converting the ‘Verilog design’ to ‘Symbols’
- Converting the ‘Block schematic’ to ‘Verilog code’ and ‘Symbols’.

If you do not have the FPGA-board, then skip the last part i.e. ‘loading the design on FPGA’. Simulation of the designs using ‘Modelsim’ is discussed in Chapter 2.

Quartus II 11.1sp2 Web Edition and ModelSim-Altera Starter software are used for this tutorial, which are freely available and can be downloaded from the Altera website. All the codes can be downloaded from the website. First line of each listing in the tutorial, is the name of the Verilog file in the downloaded zip-folder.

1.2 Creating the project

- To create a new project, first open the Quartus and go to File–>New Project Wizard, as shown in Fig. 1.1.
- ‘Introduction’ window will appear after this, click ‘next’ and fill the project details as shown in Fig. 1.2.

- After this, ‘Add files’ window will appear, click on ‘next’ here as we do not have any file to add to this project.
- Next, ‘Family and Device settings’ page will appear, select the proper device setting based on your FPGA board and click ‘Finish’ as shown in Fig. 1.3. If you don’t have FPGA board, then simply click ‘Finish’.
- After clicking on finish, the project will be created as shown in Fig. 1.4. Note that, the tutorials are tested on DE2-115, DE2 (cyclone-II family) or DE0-Nano boards, therefore project settings may be different for different chapters. You need to select the correct device while running the code on your system. This can be done by double-clicking on the device name, as shown in Fig. 1.4.

1.3 Digital design using ‘block schematics’

Digitals design can be create using two methods i.e. using ‘block-schematics’ and with ‘programming language e.g. VHDL or Verilog’ etc. Both have their own advantages in the design-process, as we will observe in the later
1.3. Digital design using ‘block schematics’
1.3. Digital design using ‘block schematics’
chapters of the tutorial.

In this section, we will create a half adder using block-schematics method, as shown below,

- For this, click on File→New→Block diagram/Schematics files, as shown in Fig. 1.5; and a blank file will be created.

![Fig. 1.5: Create new block schematics](image)

- Double click (anywhere) in the blank file, and a window will pop-up; select the ‘and’ gate from this window as shown in Fig. 1.6. Similarly, select the ‘xor’ gate.

- Next, right click on the ‘xor’ gate and then click on ‘Generate Pins for Symbol Ports’, as shown in Fig. 1.7.

- Now, connect the input ports of ‘xor’ gate with ‘and’ gate (using mouse); then Next, right click on the ‘and’ gate and then click on ‘Generate Pins for Symbol Ports’. Finally rename the input and output ports (i.e. x, y, sum and carry) as shown in Fig. 1.8.

- Finally, save the design with name ‘half_adder_sch.bdf’. It’s better to save the design in the separate folder, so that we can distinguish the user-defined and system-generated files, as shown in Fig. 1.9 where Verilog codes are saved inside the ‘VerilogCodes’ folders, which is inside the main project directory.

- Since the project name is ‘full_adder’, whereas the half adder’s design name is ‘half_adder_sch.bdf’ (i.e. not same as the project name), therefore we need to set this design as top level entity for compiling the project. For this, go to project navigator and right click on the ‘half_adder_sch.bdf’ and set it as top level entity, as shown in Fig. 1.10.

- Now, we can analyze the file as shown in Fig. 1.11. If all the connections are correct that analysis option will not show any error.

Note that, ‘start compilation’ option (above the Analyse option in the figure) is used when we want to generate the .sof/.pof file, to load the design on the FPGA, whereas analyze option is used to generate the RTL view only. We will use ‘compilation’ option in next section.

1.3. Digital design using ‘block schematics’
1.3. Digital design using ‘block schematics’

Fig. 1.6: Select ‘and’ gate

Fig. 1.7: Add ports
1.3. Digital design using ‘block schematics’
1.3. Digital design using ‘block schematics’

![Image of Quartus II interface with highlighted sections for setting a top-level entity and analyzing the design]

**Fig. 1.10:** Select top level entity for the project

**Fig. 1.11:** Analyze the design
1.4 Manual pin assignment and compilation

Please enter correct pin location according to your FPGA board, as shown in this section. If you do not have the board, then skip this section and go to Section 1.6.

Once design is analyzed, then next step is to assign the correct pin location to input and output ports. This can be done manually or using .csv file. In this section, we will assign pin manually. Follow the below steps for pin assignments,

- First open the ‘Pin-planner’ by clicking Assignments→Pin Planner as shown in Fig. 1.12.

![Fig. 1.12: Pin planner](image)

- Next, type the names of the input and output ports along with the pin-locations on the board, as shown in Fig. 1.13. Details of the Pin-locations are provided with the manual of the FPGA-boards e.g. in DE2-115 board, pin ‘PIN_AB28’ is connected with switch SW0. By assign this pin to ‘x’, we are connecting the port ‘x’ with switch SW0.

- After assigning the pin, analyze the design again (see Fig. 1.11). After this, we can see the pin numbers in the ‘.bdf’ file, as shown in Fig. 1.14.

- Finally, compile the design using ‘ctrl+L’ button (or by clicking processing→Start compilation, as shown in Fig. 1.15).

- After successful compilation, if we see the pin-assignment again, then we will find that direction of the pin are assigned now, as shown in Fig. 1.16 (which were set to ‘unknown’ during analysis as in Fig. 1.13)

1.5 Load the design on FPGA

Follow the below, steps to load the design on FPGA,

- Connect the FPGA to computer and turn it on.
- Full compilation process generates the .sof/.pof files, which can be loaded on the FPGA board. To load the design on FPGA board, go to Tools→Programmer. And a programmer window will pop up.
- In the programmer window (see Fig. 1.17), look for two things i.e. position ‘1’ should display ‘USB-BLASTER’ and position ‘6’ should display the ‘.sof’ file. If any of this mission then follow below steps,
1.5. Load the design on FPGA
If USB-BLASTER is missing, then click on ‘Hardware setup (location 2 in Fig. 1.17)’ and then double click on USB-BLASTER in the pop-up window (location 3). This will display the USB-BLASTER at location 4. Finally close the pop-up window.

- If ‘.sof’ file is not displayed at location 6, then click on ‘Add file...’ (location 7) and select the ‘.sof’ file from main project directory (or in output_files folder in main project directory).
- Finally click on the ‘start’ button in Fig. 1.17 and check the operation of ‘half adder’ using switches SW0 and SW1; output will be displayed on green LEDs i.e. LEDG0 and LEDG1.

1.6 Digital design using ‘Verilog codes’

In this section, half adder is implemented using Verilog codes. For this, click on File→New→Verilog files, as shown in Fig. 1.5; and a blank file will be created. Type the Listing Listing 1.1 in this file and save it as ‘half_adder_verilog.v’.

Now, set this design as ‘top level entity’ (Fig. 1.10). We can analyze the design now, but we will do it after assigning the pins using .csv file in next section.

Listing 1.1: Verilog code for half adder

```verilog
// half_adder_verilog.v

module half_adder_verilog(
  input wire a, b,
  output wire sum, carry
);

assign sum = a ^ b;
assign carry = a & b;
endmodule
```
1.7 Pin assignments using ‘.csv’ file

In this section, we will learn to assign the pins using .csv files. Note that, we used input port as ‘a’ and ‘b’ in Verilog design (instead of ‘x’ and ‘y’ as in Fig. 1.8), so that we can observe the changes in the pin assignments.

To assign the pins using csv file, follow the below steps,

- First type the content in Fig. 1.18 in a text-file and save it as ‘pin_assg_file.csv’.

```
To,Location
a,PIN_AB28
b,PIN_AC28
sum,PIN_E21
carry,PIN_E22
```

Fig. 1.18: Content of pin_assg_file.csv

- Next, click on the Assignments–>Import Assignments as shown in Fig. 1.19. And locate the file pin_assg_file.csv by clicking on the cdots button, in the popped-up window, as shown in Fig. 1.20.

- Now, analyze the design (Fig. 1.11) and then open the pin planner (Fig. 1.12). We can see the new pin assignments as shown in Fig. 1.21 (If proper assignments do not happen, then check whether the Verilog design is set as top level or not and import assignments again and analyze the design).

- Finally, compile and load and check the design as discussed in Section 1.5.

1.8 Converting the Verilog design to symbol

Verilog code can be converted into block schematic format, which is quite useful for connecting various modules together. In this section, half adder’s Verilog file is converted into schematic and then two half adder is connected
1.8. Converting the Verilog design to symbol
1.8. Converting the Verilog design to symbol

Fig. 1.21: Pin assignments from csv file
to make a full adder. Note that, this connection can be made using Verilog code as well, which is discussed in Chapter 2.

Follow the below steps to create a full adder using this method,

- Right click on the ‘half_adder_verilog.v’ and click on ‘Create symbol file for current file’ as shown in Fig. 1.22. It will create a symbol for half adder design.

![Fig. 1.22: Convert Verilog code to symbol](image)

- Now, create a new ‘block schematic file’ (Fig. 1.5).
- Next, double click on this file and add the half adder symbol as shown in Fig. 1.23.
- Again add one more ‘half adder symbol’ along with ‘or’ gate and connect these components as shown in Fig. 1.24.
- Since, one more port (i.e. c) is added to the design, therefore modify the ‘pin_assg_file.csv’ as shown in Fig. 1.25.
- Save the design as ‘full_adder_sch.bdf’.
- Import the assignment again; and compile the design (see pin assignments as well for 5 ports i.e. a, b, c, sum and carry). Finally load the design on FPGA.

### 1.9 Convert Block schematic to ‘Verilog code’ and ‘Symbol’

We can convert the ‘.bdf’ file to Verilog code as well. In this section, full adder design is converted to Verilog code. For this open the file ‘full_adder_sch.bdf’. Then go to File→Create/Update→Create HDL Design File... as shown in Fig. 1.26 and select the file type as ‘Verilog’ and press OK; the file will be saved in the VerilogCodes folder (see Fig. 1.27). The content of the generated ‘Verilog’ file are shown in Listing 1.2.

Now, we can convert this Verilog code into symbol as shown in Section 1.8.

| Note: Note that, if we want to convert the ‘.bdf’ file into symbol, then we need to convert it into Verilog code first, and then we can convert the Verilog code into symbol file. |  |

---

### 1.9. Convert Block schematic to ‘Verilog code’ and ‘Symbol’
1.9. Convert Block schematic to ‘Verilog code’ and ‘Symbol’
FPGA designs with Verilog and SystemVerilog

Fig. 1.26: Convert schematic to Verilog

Fig. 1.27: Select Verilog

1.9. Convert Block schematic to ‘Verilog code’ and ‘Symbol’
Listing 1.2: Verilog code for full adder

```verilog
module full_adder_sch(
  a,
  b,
  c,
  sum,
  carry
);
input wire a;
input wire b;
input wire c;
output wire sum;
output wire carry;
wire SYNTHESIZED_WIRE_0;
wire SYNTHESIZED_WIRE_1;
wire SYNTHESIZED_WIRE_2;

half_adder_verilog b2v_inst(
  .a(a),
  .b(b),
  .sum(SYNTHESIZED_WIRE_0),
  .carry(SYNTHESIZED_WIRE_1));

half_adder_verilog b2v_inst2(
  .a(c),
  .b(SYNTHESIZED_WIRE_0),
  .sum(sum),
  .carry(SYNTHESIZED_WIRE_2));

assign carry = SYNTHESIZED_WIRE_1 | SYNTHESIZED_WIRE_2;
endmodule
```

1.10 Conclusion

In this chapter, we learn to implement the design using schematic and coding methods. Also, we did the pin assignments manually as well as using csv file. Finally, we learn to convert the Verilog code into symbol file; and schematic design into Verilog code.

**Note:** Please see the Appendix B as well, where some more details about symbol connections are shown, along with the methods for using the codes provided in this tutorial.
Chapter 2

Overview

2.1 Introduction

Verilog is the hardware description language which is used to model the digital systems. In this tutorial, following 4 elements of Verilog designs are discussed briefly, which are used for modeling the digital system.

- Design with Continuous assignment statements
- Structural design
- Design with Procedural assignment statements
- Mixed design

The 2-bit comparators are implemented using various methods and corresponding designs are illustrated, to show the differences in these methods. Note that, all the features of Verilog can not be synthesized i.e. these features can not be converted into designs. Only, those features of Verilog are discussed in this tutorial, which can be synthesized.

2.2 Modeling styles

In Verilog, the model can be designed in four ways as shown in this section. Two bit comparator is designed with different styles; which generates the output ‘1’ if the numbers are equal, otherwise output is set to ‘0’.

2.2.1 Continuous assignment statements

In this modeling style, the relation between input and outputs are defined using signal assignments. ‘assign’ keyword is used for this purpose. In the other words, we do not define the structure of the design explicitly; we only define the relationships between the signals; and structure is implicitly created during synthesis process.

Explanation Listing 2.1:

Listing 2.1 is the example of ‘Continuous assignment statements’ design, where relationship between inputs and output are given in line 8. In verilog, ‘&’ sign is used for ‘and’ operation (line 8), and ‘//’ is used for comments (line 1). The ‘and gate (i.e. RTL view)’ generated by Listing 2.1 is shown in Fig. 2.1.

Note: To see the RTL view of the design, go to Tools->Netlist Viewers->RTL viewer

Note that, in lines 4 and 5, ‘wire’ keyword is used which is the ‘data type’. For continuous assignment statements ‘wire’ keyword is used; whereas ‘reg’ keyword is used for procedural assignment statement. Further, input ports can not be defined as ‘reg’. Note that, these keyword are not interchangeable and
the differences between these ‘data types’ are discussed in Section 2.2.4. Further, more operators e.g. ‘and’, ‘not’ and ‘nand’ etc. are discussed in Chapter 3.

Listing 2.1: And gate

```verilog
module andEx(
    input wire x, y,
    output wire z
);
assign z = x & y; // x and y
endmodule
```

Fig. 2.1: And gate, Listing 2.1

- Listing 2.1 can be written as Listing 2.2, where module-definition contains name of ports only (Line 3); and types of ports are defined outside the module (Lines 5-6).

Listing 2.2: And gate

```verilog
module andEx2(x, y, z);
input wire x, y;
output wire z;
assign z = x & y;
endmodule
```

2.2.2 Comparators using Continuous assignment statements

In this section, two more examples of Continuous assignment statements are shown i.e. ‘1 bit’ and ‘2 bit’ comparators; which are used to demonstrate the differences between various modeling styles in the tutorial. Fig. 2.2 and Fig. 2.3 show the truth tables of ‘1 bit’ and ‘2 bit’ comparators. As the name suggests, the comparator compare the two values and sets the output ‘eq’ to 1, when both the input values are equal; otherwise ‘eq’ is set to zero. The corresponding boolean expressions are shown below,

For 1 bit comparator:

\[
eq = x'y' + xy
\]  

(2.1)

For 2 bit comparator:

\[
\]  

(2.2)

Above two expressions are implemented using verilog in Listing 2.3 and Listing 2.4, which are explained below.

Explanation Listing 2.3:
2.2. Modeling styles

**Fig. 2.2:** 1 bit comparator, Listing 2.3

<table>
<thead>
<tr>
<th>x</th>
<th>y</th>
<th>eq</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**Fig. 2.3:** 2 bit comparator, Listing 2.4

<table>
<thead>
<tr>
<th>a[1] a[0]</th>
<th>b[1] b[0]</th>
<th>eq</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>0 0</td>
<td>1</td>
</tr>
<tr>
<td>0 0</td>
<td>0 1</td>
<td>0</td>
</tr>
<tr>
<td>0 0</td>
<td>1 0</td>
<td>0</td>
</tr>
<tr>
<td>0 0</td>
<td>1 1</td>
<td>0</td>
</tr>
<tr>
<td>0 1</td>
<td>0 0</td>
<td>0</td>
</tr>
<tr>
<td>0 1</td>
<td>0 1</td>
<td>1</td>
</tr>
<tr>
<td>0 1</td>
<td>1 0</td>
<td>0</td>
</tr>
<tr>
<td>0 1</td>
<td>1 1</td>
<td>0</td>
</tr>
<tr>
<td>1 0</td>
<td>0 0</td>
<td>0</td>
</tr>
<tr>
<td>1 0</td>
<td>0 1</td>
<td>0</td>
</tr>
<tr>
<td>1 0</td>
<td>1 0</td>
<td>1</td>
</tr>
<tr>
<td>1 0</td>
<td>1 1</td>
<td>0</td>
</tr>
<tr>
<td>1 1</td>
<td>0 0</td>
<td>0</td>
</tr>
<tr>
<td>1 1</td>
<td>0 1</td>
<td>0</td>
</tr>
<tr>
<td>1 1</td>
<td>1 0</td>
<td>0</td>
</tr>
<tr>
<td>1 1</td>
<td>1 1</td>
<td>1</td>
</tr>
</tbody>
</table>
Listing 2.3 implements the 1 bit comparator based on (2.1). Two intermediate signals are defined in Line 8. These two signals (s0 and s1) are defined to store the values of x’y’ and xy respectively. Values to these signals are assigned at Lines 10 and 11. In verilog, ‘not’ and ‘or’ operations are implemented using ‘~’ and ‘|’ signs as shown in Line 10 and 12 respectively. Finally (2.1) performs ‘or’ operation on these two signals, which is done at Line 12. When we compile this code using ‘Quartus software’, it implements the code into hardware design as shown in Fig. 2.4.

The compilation process to generate the design is shown in Appendix B. Also, we can check the input-output relationships of this design using Modelsim, which is also discussed briefly in Appendix B.

Listing 2.3: Comparator 1 Bit

```verilog
// comparator1Bit.v
module comparator1Bit(
    input wire x, y,
    output wire eq);

wire s0, s1;

assign s0 = ~x & ~y;
assign s1 = x & y;
assign eq = s0 | s1;

endmodule
```

Note: Note that, the statements in ‘Continuous assignment statements’ and ‘structural modeling’ (described in Section 2.2.3) are the concurrent statements, i.e. these statements execute in parallel. In the other words, order of statements do not affect the behavior of the circuit; e.g. if we exchange the Lines 10, 11 and 12 in Listing 2.3, again we will get the Fig. 2.4 as implementation.

On the other hand, statements in ‘Procedural assignment statements’ (described in Section 2.2.4) executes sequentially and any changes in the order of statements will change the behavior of circuit.

Explanation numref: Fig. 2.4

Fig. 2.4 is generated by Quartus software according to the verilog code shown in Listing 2.3. Here, s0 is the ‘and’ gate with inverted inputs x and y, which are generated according to Line 10 in Listing 2.3. Similarly, s1 ‘and’ gate is generated according to Line 11. Finally output of these two gates are applied to ‘or’ gate (named as ‘eq’) which is defined at Line 12 of the Listing 2.3.

![Fig. 2.4: 1 bit comparator, Listing 2.3](image)

Explanation Listing 2.4

This listing implements the equation (2.2). Here, we are using two bit input, therefore ‘wire[1:0]’ is used at line 4. ‘1:0’ sets the 1 as MSB (most significant bit) and 0 as LSB(least significant bit) i.e. the a[1] and b[1] are the MSB, whereas a[0] and b[0] are the LSB. Since we need to store four signals (lines

2.2. Modeling styles
FPGA designs with Verilog and SystemVerilog

10-13), therefore ‘s’ is defined as 4-bit vector in line 8. Rest of the working is same as Listing 2.3. The implementation of this listing is shown in Fig. 2.5.

Listing 2.4: Comparator 2 Bit

```verilog
// comparator2Bit.v
module comparator2Bit(
    input wire[1:0] a, b,
    output wire eq
);

wire[3:0] s;

assign s[0] = ~a[1] & ~a[0] & ~b[1] & ~b[0];
assign s[1] = ~a[1] & a[0] & ~b[1] & b[0];

assign eq = s[0] | s[1] | s[2] | s[3];
endmodule
```

Fig. 2.5: 2 bit comparator, Listing 2.4

2.2.3 Structural modeling

In previous section, we designed the 2 bit comparator based on equation (2.2). Further, we can design the 2 bit comparator using 1-bit comparator as well, with following steps,

- First compare each bit of 2-bit numbers using 1-bit comparator; i.e. compare a[0] with b[0] and a[1] with b[1] using 1-bit comparator (as shown in Fig. 2.3).
- If both the values are equal, then set the output ‘eq’ as 1, otherwise set it to zero.

This method is known as ‘structural’ modeling, where we use the pre-defined designs to create the new designs (instead of implementing the ‘boolean’ expression). This method is quite useful, because most of the large-systems...
are made up of various small design units. Also, it is easy to create, simulate and check the various small units instead of one large-system. Listing 2.5 is the example of structural designs, where 1-bit comparator is used to created a 2-bit comparator.

**Explanation Listing 2.5**

In this listing, Lines 4-5 define the two input ports of 2-bit size and one 1-bit output port. Then two signals are defined (Line 8) to store the outputs of two 1-bit comparators, as discussed below.

‘eq_bit0’ and ‘eq_bit1’ in Lines 10 and 11 are the names of the two 1-bit comparator, which are used in this design. We can see these names in the resulted design, which is shown in Listing 2.5.

Next, ‘comparator1Bit’ in Lines 10 and 11 is the name of the 1-bit comparator (defined in Listing 2.3). With this declaration, i.e. comparator1bit, we are calling the design of 1-bit comparator to current design.

Then, mapping statements e.g. .x(a[0]) in Lines 10 and 11, are assigning the values to the input and output port of 1-bit comparator. For example, in Line 10, input ports of 1-bit comparator i.e. x and y, are assigned the values of a[0] and b[0] respectively from this design; and the output y of 1-bit comparator is stored in the signal s0. Further, in Line 13, if signals s0 and s1 are 1 then ‘eq’ is set to 1 using ‘and’ gate, otherwise it will be set to 0. Final design generated by Quartus software for Listing 2.5 is shown in Fig. 2.6.

**Listing 2.5: Structure modeling using work directory**

```verilog
// comparator2BitStruct.v

module comparator2BitStruct(
  input wire[1:0] a, b,
  output wire eq
);

wire s0, s1;
comparator1Bit eq_bit0 (.x(a[0]), .y(b[0]), .eq(s0));
comparator1Bit eq_bit1 (.x(a[1]), .y(b[1]), .eq(s1));
assign eq = s0 & s1;
endmodule
```

**Fig. 2.6: 2 bit comparator, Listing 2.5**

**Explanation Fig. 2.6**

In this figure, a[1..0] and b[1..0] are the input bits whereas ‘eq’ is the output bit. Thick Lines after a[1..0] and b[1..0] show that there are more than 1 bits e.g. in this case these Lines have two bits. These thick Lines are changed to thin Lines before going to comparators; which indicates that only 1 bit is sent as input to comparator.
In ‘comparator1Bit: eq_bit0’, ‘comparator1Bit’ is the name of the module defined for 1-bit comparator (Listing 2.3); whereas the ‘eq_bit0’ is the name of this module defined in Line 10 of listing Listing 2.5. Lastly outputs of two 1-bit comparator are sent to ‘and’ gate according to Line 13 in listing Listing 2.5.

Hence, from this figure we can see that the 2-bit comparator can be designed by using two 1-bit comparator.

2.2.4 Procedural assignment statements

In Procedural assignment statements, the ‘always’ keyword is used and all the statements inside the always statement execute sequentially. Various conditional and loop statements can be used inside the process block as shown in Listing 2.6. Further, always blocks are concurrent blocks, i.e. if the design has multiple always blocks (see Listing 2.7), then all the always blocks will execute in parallel.

Explanation Listing 2.6:

The ‘always’ block is declared in Line 8, which begins and ends at Line 9 and 14 respectively. Therefore all the statements between Line 9 to 14 will execute sequentially and Quartus Software will generate the design based on the sequences of the statements. Any changes in the sequences will result in different design.

Note that, the output port ‘eq’ is declared as reg at Line 5. If we assign value to the signal inside the ‘always’ block then that signal must be declared as ‘reg’ e.g. value of ‘eq’ is assigned in Line 11 and 13, which are inside the ‘always’ block; hence ‘eq’ is declared as reg.

The ‘always’ keyword takes two arguments in Line 8 (known as ‘sensitivity list’), which indicates that the process block will be executed if and only if there are some changes in ‘a’ and ‘b’. ‘@’ is used after ‘always’ for defining the sensitivity list. In Line 10-13, the ‘if’ statement is declared which sets the value of ‘eq’ to 1 if both the bits are equal (Line 10-11), otherwise ‘eq’ will be set to 0 (Line 12-13). Fig. 2.7 shows the design generated by the Quartus Software for this listing. ‘==’ in Line 10 is one of the condition operators; whereas && is the logical operator, which are discussed in detail in Chapter 3.

Listing 2.6: Procedural assignment statement

```verilog
// comparator2BitProcedure.v
module comparator2BitProcedure(
    input wire[1:0] a, b,
    output reg eq
);

always @(a,b)
begin
    if (a[0]==b[0] && a[1]==b[1])
        eq = 1;
    else
        eq = 0;
end
endmodule
```

Fig. 2.7: 2 bit comparator, Listing 2.6
2.2.5 Mixed modeling

We can mixed all the modeling styles together as shown in Listing 2.7. Here two always blocks are used in Line 10 and 18, which is the ‘procedural assignment statements’. Then in Line 26, ‘continuous assignment statement’ is used for assigning the value to output variable ‘eq’.

Explanation Listing 2.7

Note that, output ‘eq’ is defined as ‘wire’ (as value to ‘eq’ is assigned using continuous assignment statement), whereas signals ‘s0’ and ‘s1’ is defined as ‘reg’ (as values are assigned using procedural assignment statement i.e. inside the ‘always’ block). Two always blocks are used here. Always block at Line 10 checks whether the LSB of two numbers are equal or not; if equal then signal ‘s0’ is set to 1 otherwise it is set to 0. Similarly, the always block at Line 18, sets the value of ‘s1’ based on MSB values. Lastly, Line 16 sets the output ‘eq’ to 1 if both ‘s0’ and ‘s1’ are 1, otherwise it is set to 0. The design generated for this listing is shown in Fig. 2.8.

Listing 2.7: Multiple procedural assignment statements

```verilog
// comparator2BitMixed.v
module comparator2BitMixed(
  input wire[1:0] a, b,
  output wire eq
);

reg[1:0] s0, s1;
always @(a,b)
begin
  if (a[0]==b[0])
    s0 = 1;
  else
    s0 = 0;
end
always @(a,b)
begin
  if (a[1]==b[1])
    s1 = 1;
  else
    s1 = 0;
end
assign eq = s0 & s1;
endmodule
```

Fig. 2.8: 2 bit comparator, Listing 2.7
2.3 Conclusion

In this tutorial, various features of Verilog designs are discussed briefly. We designed the two bit comparator with four modeling styles i.e. Continuous assignment statement, Structural design, Procedural assignment statement and Mixed styles. Also, differences between the generated-designs with these four methods are shown.
Chapter 3

Data types

3.1 Introduction

In the Chapter 2, we used the data-types i.e. ‘wire’ and ‘reg’ to define ‘1-bit’ & ‘2-bit’ input and output ports and signals. Also, some operators e.g. ‘and (&)’ and ‘or (|)’ etc. were discussed. In this chapter, some more information is provided on these topics.

3.2 Lexical rules

Verilog is case sensitive language i.e. upper and lower case letters have different meanings. Also, Verilog is free formatting language (i.e. spaces can be added freely), but we use the python like approach to write the codes, as it is clear and readable. Lastly in Verilog, ‘//’ is used for comments; also, multiline comments can written between /* and */.

3.3 Data types

Data types can be divided into two groups as follows,

- **Net group**: Net group represents the physical connection between components e.g. wire, wand and wor etc. In the tutorials, we will use only one net data type i.e. ‘wire’, which is sufficient to create all types of designs.

- **Variable group**: Variable group represents the storage of values in the design. It is always used for the variables, whose values are assigned inside the ‘always’ block. Also, input port can not be defined as variable group. ‘reg’ and ‘integer’ are the example of variable group, which can be synthesized. We will use only ‘reg’ for designing purpose.

3.4 Logic values

Verilog has four logic values i.e. 0, 1, z and x as shown in Table 3.1,

<table>
<thead>
<tr>
<th>Logic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>logic ‘0’ or false condition</td>
</tr>
<tr>
<td>1</td>
<td>logic ‘1’ or true condition</td>
</tr>
<tr>
<td>z</td>
<td>high impedance state (used for tri-state buffer)</td>
</tr>
<tr>
<td>x</td>
<td>don’t care or unknown value</td>
</tr>
</tbody>
</table>

Table 3.1: Logic values
3.5 Number representation

The number can be represented in various format as follows, which are listed in Table 3.2. Note that, ‘reg’ can be replaced with ‘wire’ in the table.

- **Binary Format**

  ```verilog
  reg [1:0] a = 2’b01; // number = 1; size = 2 bit;
  reg [2:0] a = -3’b1; // unsigned number = -1 (in 2’s complement form); size = 3 bit;
  ```

- **Decimal Format**

  ```verilog
  reg [1:0] a = 2’d1; // number = 1; size = 2 bit;
  reg [2:0] a = -3’d1; // unsigned number = -1 (in 2’s complement form); size = 3 bit;
  ```

- **Signed Decimal Form**

  ```verilog
  integer a = 1; // signed number = 1; size = 32 bit;
  integer a = -1; // signed number = -1; size = 32 bit in 2’s complement form;
  ```

- **For hexadecimal and octal representations use ‘h’ and ‘o’ instead of ‘b’ in binary format.**

<table>
<thead>
<tr>
<th>Number</th>
<th>Value</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg [1:0] a = 2’b1;</td>
<td>01</td>
<td>b is for binary</td>
</tr>
<tr>
<td>reg [1:0] a = 2’b001_1111;</td>
<td>00011111</td>
<td>is ignored</td>
</tr>
<tr>
<td>reg [2:0] a = -3’b1;</td>
<td>111</td>
<td>-1 in 2’s complement with 3 bit (unsigned)</td>
</tr>
<tr>
<td>reg [3:0] a = 4’d1;</td>
<td>0001</td>
<td>d is for decimal</td>
</tr>
<tr>
<td>reg [3:0] a = -4’d1;</td>
<td>1111</td>
<td>-1 in 2’s complement with 4 bit (unsigned)</td>
</tr>
<tr>
<td>reg [5:0] a = 6’o12;</td>
<td>001_010</td>
<td>o is for octal</td>
</tr>
<tr>
<td>reg [5:0] b = 6’h1f;</td>
<td>0001_1111</td>
<td>h is for hexadecimal</td>
</tr>
<tr>
<td>reg [3:0] a = 1;</td>
<td>0001</td>
<td>unsigned format</td>
</tr>
<tr>
<td>reg [3:0] a = -1;</td>
<td>1111</td>
<td>-1 in 2’s complement with 4 bit (unsigned)</td>
</tr>
<tr>
<td>reg signed [3:0] a = 1;</td>
<td>0001</td>
<td>signed format</td>
</tr>
<tr>
<td>reg signed [3:0] a = -1;</td>
<td>1111</td>
<td>-1 in 2’s complement with 4 bit (signed)</td>
</tr>
<tr>
<td>integer a = 1;</td>
<td>0000_0000..._0001</td>
<td>32 bit i.e. 31-zeros and one-1 (signed)</td>
</tr>
<tr>
<td>integer a = -1;</td>
<td>1111_1111..._1111</td>
<td>-1 in 2’s complement with 32 bit i.e. all 1 (signed)</td>
</tr>
<tr>
<td>reg [4:0] a = 5’bx</td>
<td>xxxxx</td>
<td>x is don’t care</td>
</tr>
<tr>
<td>reg [4:0] a = 5’bz</td>
<td>zzzzz</td>
<td>z is high impedance</td>
</tr>
<tr>
<td>reg [4:0] a = 5’bx01</td>
<td>xxx01</td>
<td>z is high impedance</td>
</tr>
</tbody>
</table>

  **Note:**
  - ‘wire’ and ‘reg’ are in unsigned-format by default. These can be used for synthesis and simulation.
  - ‘integer’ is in signed-format by default. This should be used for simulation.

3.6 Signed numbers

By default, ‘reg’ and ‘wire’ data type are ‘unsigned number, whereas ‘integer’ is signed number. Signed number can be defined for ‘reg’ and ‘wire’ by using ‘signed’ keywords i.e. ‘reg signed’ and ‘wire signed’ respectively as shown in Table 3.2.
Also, ‘signed numbers’ can be converted into ‘unsigned numbers’ using `$unsigned()` keyword e.g. if ‘a = -3 (i.e. 101 in 2’s complement notation)’, then `$unsigned(a)` will be ‘5 (i.e. value of 101)’. Similarly, ‘unsigned numbers’ can be converted into ‘signed numbers’ using ‘signed()’ keyword.

**Warning:** Although, numbers can be converted from one form to another, but it should be avoided as it may results in errors which are difficult to find.

### 3.7 Operators

In this section, various synthesizable operators of Verilog are discussed, which are shown in Table 3.3.

#### Table 3.3: Verilog operators

<table>
<thead>
<tr>
<th>Type</th>
<th>Symbol</th>
<th>Description</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arithmetic</td>
<td>+</td>
<td>add</td>
<td></td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>subtract</td>
<td></td>
</tr>
<tr>
<td></td>
<td>*</td>
<td>multiply</td>
<td></td>
</tr>
<tr>
<td></td>
<td>/</td>
<td>divide</td>
<td>may not synthesize</td>
</tr>
<tr>
<td></td>
<td>%</td>
<td>modulus (remainder)</td>
<td>may not synthesize</td>
</tr>
<tr>
<td></td>
<td>**</td>
<td>power</td>
<td></td>
</tr>
<tr>
<td>Bitwise</td>
<td>~</td>
<td>not</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>or</td>
</tr>
<tr>
<td></td>
<td>&amp;</td>
<td>and</td>
<td></td>
</tr>
<tr>
<td></td>
<td>^</td>
<td>xor</td>
<td></td>
</tr>
<tr>
<td></td>
<td><del>&amp; or &amp;</del></td>
<td>nand</td>
<td>mix two operators</td>
</tr>
<tr>
<td>Relational</td>
<td>&gt;</td>
<td>greater than</td>
<td></td>
</tr>
<tr>
<td></td>
<td>&lt;</td>
<td>less than</td>
<td></td>
</tr>
<tr>
<td></td>
<td>&gt;=</td>
<td>greater than or equal</td>
<td></td>
</tr>
<tr>
<td></td>
<td>&lt;=</td>
<td>less than or equal</td>
<td></td>
</tr>
<tr>
<td></td>
<td>==</td>
<td>equal</td>
<td></td>
</tr>
<tr>
<td></td>
<td>!=</td>
<td>not equal</td>
<td></td>
</tr>
<tr>
<td>Logical</td>
<td>!</td>
<td>negation</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>&amp;&amp;</td>
<td>logical AND</td>
<td></td>
</tr>
<tr>
<td>Shift operator</td>
<td>&gt;&gt;</td>
<td>right shift</td>
<td></td>
</tr>
<tr>
<td></td>
<td>&lt;&lt;</td>
<td>left shift</td>
<td></td>
</tr>
<tr>
<td></td>
<td>&gt;&gt;&gt;&lt;</td>
<td>right shift with MSB shifted to right</td>
<td></td>
</tr>
<tr>
<td></td>
<td>&lt;&lt;&lt;</td>
<td>same as &lt;&lt;</td>
<td></td>
</tr>
<tr>
<td>Concatenation</td>
<td>{ }</td>
<td>Concatenation</td>
<td></td>
</tr>
<tr>
<td></td>
<td>{ { } }</td>
<td>Replication</td>
<td>“e.g. { 2{3} } = {33}”</td>
</tr>
<tr>
<td>Conditional</td>
<td>? :</td>
<td>conditional</td>
<td>e.g. (2 &gt; 3) ? 1 : 0</td>
</tr>
<tr>
<td>Sign-format</td>
<td>$unsigned()</td>
<td>signed to unsigned conversion</td>
<td>$unsigned(-3)</td>
</tr>
<tr>
<td></td>
<td>$signed()</td>
<td>unsigned to signed conversion</td>
<td>$signed(3)</td>
</tr>
</tbody>
</table>

#### 3.8 Arithmetic operator

Three arithmetic operators i.e. +, -, and * can be synthesized in verilog.

#### 3.8.1 Bitwise operators

Four bitwise operator are available in verilog i.e. ‘&’ (and), ‘|’ (or), ‘^’ (xor) and ‘~’ (not). Further, we can combine these operators to define new operators e.g. ‘~&’ or ‘&~’ can be used as ‘nand’ operations etc.
3.8.2 Relational operators

We already see the equality relational operation i.e. ‘==’ in section Section 2.2.4. Further, five relational operators are defined in verilog i.e. ‘>’, ‘>=’, ‘<’, ‘<=’ and ‘!’(not equal to).

3.8.3 Logical operators

We already see the ‘and’ relational operation i.e. ‘&&’ in section Section 2.2.4. Further, three relational operators are defined in verilog i.e. ‘||’ (or), ‘&&’ and ‘!’(negation).

3.8.4 Shift operators

Verilog provides 4 types of shif operators i.e. >>, <<, >>>, <<<. Let ‘a = 1011-0011’, then we will have following results with these operators,

- a >>3 = 0001-0110 i.e. shift 3 bits to right and fill the MSB with zeros.
- a << 3 = 1001-1000 i.e. shift 3 bits to left and fill the LSB with zeros.
- a >>>3 = 1111-0110 i.e. shift 3 bits to right and fill the MSB with sign bit i.e. original MSB.
- a <<<3 = 1111-0110 i.e. same as a<<3.

3.8.5 Concatenation and replication operators

Concatenation operation ‘{ }’ is used to combine smaller arrays to create a large array as shown below,

```verilog
wire[1:0] a = 2b'01;
wire[2:0] b = 3b'001;
wire[3:0] c;
assign c = {a, b} // c = 01001 is created using a and b;
```

Replication operator is used to repeat certain bits as shown below,

```verilog
assign c = { 2{a}, 1'b0 } // c = 01010 i.e. a is repeated two times i.e. 01-01
```

3.8.6 Conditional operator

Conditional operator ‘?:’ can be defined as follows,

```verilog
assign c = (a>b) ? a : b; // i.e. c=a if a>b; else c=b;
```

Also, conditional expression can be cascaded as shown in Listing 3.1, where 4x1 multiplexer is designed. Multiplexer is a combinational circuit which selects one of the many inputs with selection-lines and direct it to output. Fig. 3.1 illustrates the truth table for 4x1 multiplexer. Here ‘i0 - i3’ the input lines, whereas ‘s0’ and ‘s1’ are the selection line. Base on the values of ‘s0’ and ‘s1’, the input is sent to output line, e.g. if s0 and s1 are 0 then i0 will be sent to the output of the multiplexer.

Listing 3.1: Cascaded conditional operator

```verilog
1 // conditionalEx.v
2 module conditionalEx(
3   input wire[1:0] s,
4   input wire i0, i1, i2, i3,
5   output wire y
6 );
7
8 assign y = (s == 2'b00) ? i0 : // y = i0 if s=00
9 (continues on next page)
```

3.8. Arithmetic operator
FPGA designs with Verilog and SystemVerilog

<table>
<thead>
<tr>
<th>s0</th>
<th>s1</th>
<th>y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>i0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>i1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>i2</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>i3</td>
</tr>
</tbody>
</table>

Fig. 3.1: Truth table of 4x1 multiplexer

(continued from previous page)

```verilog
module multiplexer(
    input [1:0] s,
    input i0, i1, i2, i3,
    output y
);

assign y = (s == 2'b01) ? i1 : // y = i1 if s=01
          (s == 2'b10) ? i2 : // y = i2 if s=10
          (s == 2'b11) ? i3 : // y = i3 if s=11
          y; // else y = y i.e. no change

endmodule
```

The design generated in Fig. 3.2 is exactly same as the design generated by ‘if-else statement’ which is discussed in Section 4.7. Therefore, Fig. 3.2 is described and compared with other designs in Section 4.7. Further, Fig. 3.3 shows the output waveform of the multiplexer which is generated by Listing 3.1.

![Multiplexer generated by Listing 3.1](image)

Fig. 3.2: Multiplexer generated by Listing 3.1

### 3.8.7 Parameter and localparam

Parameter and localparam are used to create reusable codes along with avoiding the ‘hard literals’ from the code as shown in following section.
3.8.8 localparam

‘localparam’ keyword is used to defined the constants in verilog. In Listing 3.2, N is defined in line 8 with value 3. Then this value is used in line 10 and 11. Suppose we want to change the constant value to 4. Now, we need to change it only at one place i.e. line 8 (instead of changing everywhere in the code e.g. line 10 and 11 in this example). In this way, we can remove the hard literals from the codes.

Listing 3.2: Localparam

```verilog
// constantEx.v
module constantEx(   
    input wire [3:0] a, b,   
    output wire [3:0] z   
);   
localparam N = 3, M = 2; //localparam   
wire [N:0] x;   
wire [2**N:0] y;   
// use x and y here   
assign z = a & b;   
endmodule
```

- It is better to define the size of the local-parameters otherwise 32-bit signed-format will be used for the local parameters, as shown below

```verilog
// 32-bit signed-format
localparam N = 3, M = 2;   
// N & M are 5 bit and 3 bit unsigned numbers respectively
localparam N = 5'd3, M = 3'd2;
```

3.8.9 Parameter and defparam

‘localparam’ can not be modified after declaration. But we can define the parameter in the module, which can be modified during component instantiation in structural modeling style as shown below.

Explanation Listing 3.3

In line 5, two parameters are defined i.e. ‘N’ and ‘M’. Then ports ‘a’ and ‘b’ are defined using parameter ‘N’. The always block (lines 13-19) compares ‘a’ and ‘b’ and set the value of ‘z’ to 1 if these inputs are equal, otherwise set ‘z’ to 0.
FPGA designs with Verilog and SystemVerilog

Listing 3.3: Parameter

```verilog
// parameterEx.v
module parameterEx
#(
  parameter N = 2, M = 3 //parameter
)
(
  input wire [N-1:0] a, b,
  output reg [N-1:0] z
);

always @(a,b)
begin
  if (a==b)
    z = 1;
  else
    z = 0;
end
endmodule
```

Explanation Listing 3.4 and Listing 3.5

In line 5, ‘a’ and ‘b’ are defined as 4-bit vector. Structural modeling is used in Line 9, where parameter mapping and port mapping is performed. Note that, in line 16, ‘.N(5)’ will override the default value of N i.e. N=2 in Listing 3.3. Also, parameter ‘M’ is not mapped, therefore default value of M will be used, which is defined in Listing 3.3. In this way, we can remove ‘hard literals’ from the codes, which enhances the reusability of the designs. Value of the parameter ‘N’ can also be set using ‘defparam’ keyword, as shown in Listing 3.5.

Listing 3.4: Parameter instantiation

```verilog
// parameterInstantEx.v
module parameterInstantEx
(
  input wire [4:0] a, b,
  output wire [4:0] z
);

parameterEx #(N(5)) compare4bit (.a(a), .b(b), .z(z));
endmodule
```

Listing 3.5: Parameter instantiation using ‘defparam’

```verilog
// parameterInstantEx2.v
module parameterInstantEx2
(
  input wire [4:0] a, b,
  output wire [4:0] z
);

parameterEx compare4bit (.a(a), .b(b), .z(z));
defparam compare4bit.N = 5; // 'defparam' to set the value of parameter
endmodule
```

- It is better to define the size of the parameters otherwise 32-bit signed-format will be used for the parameters,

3.8. Arithmetic operator

33
as shown below

```verilog
// 32-bit signed format
parameter N = 2, M = 3

// N & M are 5 bit and 4 bit unsigned numbers respectively
parameter N = 5'd2, M = 4'd3;
```

### 3.9 Conclusion

In this chapter, we saw various data types and operators. Further Parameters and localparam are shown which can be useful in creating the reusable designs.
Chapter 4

Procedural assignments

4.1 Introduction

In Chapter 2, a 2-bit comparator is designed using ‘procedural assignments’. In that chapter, ‘if’ keyword was used in the ‘always’ statement block. This chapter presents some more such keywords which can be used in procedural assignments.

4.2 Combinational circuit and sequential circuit

Digital design can be broadly categorized in two ways i.e. combinational designs and sequential designs. It is very important to understand the differences between these two designs and see the relation between these designs with various elements of Verilog.

- **Combinational designs**: Combinational designs are the designs in which the output of the system depends on present value of the inputs only. Since, the outputs depends on current inputs only, therefore ‘no memory’ is required for these designs. Further, memories are nothing but the ‘flip flops’ in the digital designs, therefore there is no need of ‘flip flops’ in combination designs. In the other words, only ‘logic gates (i.e. and, not and xor etc.)’ are required to implement the combinational designs.

- **Sequential designs**: Sequential designs are the designs in which the output depends on current inputs and previous states of the system. Since output depends on previous states, therefore ‘memories’ are required for these systems. Hence, in the sequential designs the ‘flip flops’ are needed along with the logic gates.

![Block diagram of ‘combinational’ and ‘sequential’ designs](image-url)

Fig. 4.1: Block diagram of ‘combinational’ and ‘sequential’ designs

That knowledge which purifies the mind and heart alone is true Knowledge, all else is only a negation of Knowledge.

–Ramakrishna Paramahansa
4.3 Concurrent statements and sequential statements

In Listing 2.3, we saw that the concurrent statements execute in parallel, i.e. the order of the statement does not matter. Whereas Listing 2.6 shows the example of ‘sequential statements’ where the statements execute one by one. Following are the relationship between ‘statements’ and ‘design-type’,

- Please note that ‘sequential statements’ and ‘sequential designs’ are two different things. Do not mix these together.
- Combinational designs can be implemented using both ‘sequential statements’ and ‘concurrent statements’.
- Sequential designs can be implemented using ‘sequential statements’ only.
- Sequential statements can be defined inside ‘always’ block only. Further, these blocks executes concurrently e.g. if we have more than one always block then these block will execute in parallel, but statements inside each block will execute sequentially.
- Sequential designs are implemented using various constructs e.g. ‘if’, ‘case’ and ‘for’ etc., which are discussed in this chapter.
- Conditional operator (?:) can be used for combinational designs.

Note: Remember : (see the words ‘design’, ‘logic’ and ‘statement’ carefully)

- Only ‘logic gates (i.e. and, not and xor etc.)’ are required to implement the combinational designs.
- Both ‘logic gates’ and ‘flip flops’ are required for implementing the sequential designs.
- Lastly, the ‘sequential design’ contains both ‘combinational logics’ and ‘sequential logics’, but the combina-
tional logics can be implement using ‘sequential statements’ only as shown in Fig. 4.1; whereas the ‘combination logic’ in the combinational designs can be implemented using both ‘concurrent’ and ‘sequential’ statements.

4.4 ‘always’ block

All the statements inside the always block execute sequentially. Further, if the module contains more than one always block, then all the always blocks execute in parallel, i.e. always blocks are the concurrent blocks.

Note: Note that, we can write the complete design using sequential programming (similar to C, C++ and Python codes). But that may result in very complex hardware design, or to a design which can not be synthesized at all. The best way of designing is to make small units using ‘continuous assignment statements’ and ‘procedural assignment statements’, and then use the structural modeling style to create the large system.

4.5 Blocking and Non-blocking assignment

There are two kinds of assignments which can be used inside the always block i.e. blocking and non-blocking assignments. The ‘=’ sign is used in blocking assignment; whereas the ‘<=’ is used for non-blocking assignment as shown in Listing 4.1 and Listing 4.2. Both the listings are exactly same expect the assignment signs at lines 13-14. Due to different in assignment signs, the design generated by these listings are different as shown in Fig. 4.2 and Fig. 4.3, which are explained below.

Explanation Listing 4.1

In line 10, value of input port ‘x’ is assigned to output ‘z’. Since, the value of ‘z’ is equal to ‘x’, therefore line 11 will be equivalent to ‘z = x + y’; due to this reason, the design is generated as ‘and’ gate with inputs ‘x’ and ‘y’ as shown in Fig. 4.2.
Listing 4.1: Blocking assignment, Fig. 4.2

```verilog
// blockAssignment.v
module blockAssignment(
    input wire x, y,
    output reg z
);

always @(x,y)
begin
    z = x; // since z = x
    z = z & y; // therefore, z = x + y;
end
endmodule
```

Fig. 4.2: Blocking assignment, Listing 4.1

Fig. 4.3: Non-blocking assignment, Listing 4.2

Explanation Listing 4.2:

In non-blocking assignment, updated values inside the block are not used for assignment. In line 10, value of input port 'x' is assigned to the 'z'. Since updated value inside the block are not used in non-blocking assignment, therefore in line 11, 'z = z & y;', the old value of 'z' will be used for assignments (instead of z=x); hence a feedback path is used in Fig. 4.3. Also, 'x' has no effect on the design as it is updating 'z' inside the block, which will not be used by non-blocking assignment; hence 'x' is not connected (i.e. connected to ground) in the design as shown in Fig. 4.3.

Listing 4.2: Non-blocking assignment, Fig. 4.3

```verilog
// nonblockAssignment.v
module nonblockAssignment(
    input wire x, y,
    output reg z
);

always @(x,y)
begin
    z <= x; // z_new = x
    z <= z & y; // z_new = z_entry + y (not z = z_new + y)
end
endmodule
```

Note: The block and non-blocking assignments can not be used together for a signal. For example, the below assignment will generate error as both ‘blocking’ and ‘non-blocking’ assignments are used for ‘z’,

4.5. Blocking and Non-blocking assignment 37
4.6 Guidelines for using ‘always’ block

The general purpose ‘always’ block of Verilog can be misused very easily. And the misuse of this block will result in different ‘simulation’ and ‘synthesis’ results. In this section, the general guidelines are provided for using the ‘always’ block in different conditions.

Further, we can use the specialized ‘always’ blocks of SystemVerilog to avoid the ambiguities in synthesis and simulation results, which are discussed in Section 10.4.

Note: Note that, the ‘always’ block is used for ‘synthesis (i.e. with sensitive list)’ as well as ‘simulation (i.e. with and without sensitive list)’, which have different set of semantic rules. If we do not follow the below guidelines in the designs, then simulation and synthesis tools will infer different set of rules, which will result in differences in synthesis and simulation results.

Further, SystemVerilog has specialized ‘always blocks’ for different types of designs (see Section 10.4), which can catch the errors when the designs are not created according to below rules.

4.6.1 ‘always’ block for ‘combinational designs’

Follow the below rules for combinational designs,

- Do not use the ‘posedge’ and ‘negedge’ in sensitive list.
- Sensitive list should contain all the signals which are read inside the block.
- No variable should be updated outside the ‘always’ block.
- Use blocking assignment (i.e. = ) for assigning values.
- All the variables should be updated for all the possible input conditions i.e. if-else and case statements should include all the possible conditions; and all the variables must be updated inside all the conditions.

4.6.2 ‘always’ block for ‘latched designs’

Follow the below rules for latched designs,

- Do not use the ‘posedge’ and ‘negedge’ in sensitive list.
- Sensitive list should contain all the signals which are read inside the block.
- No variable should be updated outside the ‘always’ block.
- Use blocking assignment (i.e. = ) for assigning values.
- At least one the variables should not be updated for some of the possible input conditions.

4.6.3 ‘always’ block for ‘sequential designs’

Follow the below rules for sequential designs,

- Use either ‘posedge’ or ‘negedge’ (not both) in sensitive list for all the elements.
- No variable should be updated outside the ‘always’ block.
- Use non-blocking assignment (i.e. <= ) for assigning values.
4.7 If-else statement

In this section, a 4x1 multiplexed is designed using If-else statement. We already see the working of ‘if’ statement in the Chapter 2. In lines 11-24 of Listing 4.3, ‘else if’ and ‘else’ are added to ‘if’ statement. Note that, If-else block can contain multiple ‘else if’ statements between one ‘if’ and one ‘else’ statement. Further, ‘begin - end’ is added in line 12-15 of Listing 4.3, which is used to define multiple statements inside ‘if’, ‘else if’ or ‘else’ block. Fig. 4.5 shows the waveform generated by Modelsim for Listing 4.3.

Note that, we are generating the exact designs as the VHDL tutorials, therefore line 22-23 are used. Also, we can remove the line 22-23, and change line 20 with ‘else’, which will also work correctly.

![Fig. 4.4: Multiplexer using if statement, Listing 4.3](image)

Listing 4.3: Multiplexer using if statement

```verilog
// ifEx.v
module ifEx(
    input wire[1:0] s,
    input wire i0, i1, i2, i3,
    output reg y
);
always @(s)
begin
    if (s==2'b00)
        begin //begin-end is required for more than one statements
            y = 10;
            // more statements
        end
    else if (s==2'b01)
        y = 11;
    else if (s==2'b10)
        y = 12;
    else if (s==2'b11)
        y = 13;
    else
        y = y; // no change
end
```

(continues on next page)
FPGA designs with Verilog and SystemVerilog

4.8 Case statement

Case statement is shown in lines 11-16 of Listing 4.4. ‘s’ is used in case statement at line 11; whose value is checked using ‘when’ keyword at lines 12 and 13 etc. The value of the output y depends on the value of ‘s’ e.g. if ‘s’ is ‘1’, then line 12 will be true, hence value of ‘i1’ will be assigned to ‘y’. Note that, we can use ‘integer’ notation (line 12) as well as ‘binary’ notation (line 13) in ‘case’ and ‘if’ statements. Design generated by Listing 4.4 is shown in Fig. 4.6.

We need not to define all the possible cases in the ‘case-statement’, the ‘default’ keyword can be used to provide the output for undefined-cases as shown in Listing 4.5. Here, only two cases are defined i.e. 7 and 3; for the rest of the cases, the default value (i.e. i2) will be sent to the output.

Fig. 4.5: Waveforms of Listing 4.3 and Listing 4.4
4.9 Problem with Loops

Verilog provides two loop statements i.e. ‘for’ loop and ‘while’ loop. These loops are very different from software loops. Suppose ‘for i = 1 to N’ is a loop, then, in software ‘i’ will be assigned one value at a time i.e. first i=1, then next cycle i=2 and so on. Whereas in Verilog, N logics will be implement for this loop, which will execute in parallel. Also, in software, ‘N’ cycles are required to complete the loop, whereas in Verilog the loop will execute in one cycle.

Note: As loops implement the design-units multiple times, therefore design may become large and sometimes can not be synthesized as well. If we do not want to execute everything in one cycle (which is almost always the case), then loops can be replaced by ‘case’ statements and ‘conditional’ statements as shown in section Section 4.10. Further, due to these reasons, we do not use loops in the design, and hence these are not discussed in the tutorial.

4.10 Loop using ‘if’ statement

In Listing 4.6, a loop is created using ‘if’ statement, which counts the number upto input ‘x’.

Explanation Listing 4.6

In the listing, two ‘always’ blocks are used i.e. at lines 20 and 33. The process at line 20 checks whether the signal ‘count’ value is ‘less or equal’ to input x (line 22), and sets the currentState to ‘continueState’; otherwise if count is greater than the input x, then currentState is set to ‘stopState’.

Then next ‘always’ statement (line 33), increase the ‘count’ by 1, if currentState is ‘continueState’; otherwise count is set to 0 for stopState. Finally count is displayed at the output through line 41. In this way, we can implement the loops using the ‘always’ statements.
Fig. 4.7 shows the loop generated by the listing with parameter N=1. Further, Fig. 4.8 shows the count-waveforms generated by the listing with parameter N = 3.

**Warning:** Sensitivity list is still not correct in the Listing 4.6 e.g. we do not put the ‘x’ in the sensitive list at Line 20 which is used inside the ‘always’ block. Further, the ‘clk’ is unnecessarily used at Line 33. Although the results are correct, but such practice leads to undetectable errors in large designs. We will see the correct style of coding in Chapter 7.

Listing 4.6: Loop using ‘if’ statement

```verilog
// ifLoop.v (-- This code is for simulation purpose only)
// ideally positive or negative clock edge must be used; which will be discussed later.
module ifLoop
	#(
		parameter N = 3,
		M = 2 //not used
	)
	(  
	input wire clk,
	input wire[N:0] x,
	output wire[N:0] z 
	);
localparam  
continueState = 1'b0,
stopState = 1'b1;
reg currentState;
reg [N:0] count = 0;
always @(clk, currentState, count)
begin
	if(count<=x)
	currentState = continueState;
	else
	currentState = stopState;
end

// simulation and synthesis difference in verilog:
// if count is added to sensitivity list i.e. always @(clk, currentState, count)
// then always block must create an infinite loop (see explanation)
// but this simulator will work fine for this case
// such error can not be detected in verilog.
always @(clk, currentState)
begin
	if(currentState==continueState)
	count = count+1;
	else
	count = 0;
end
assign z = count;
endmodule
```

**Note:** Sensitivity list of the always block should be implemented carefully. For example, if we add ‘count’ in the sensitivity list at line 33 of Listing Listing 4.6, then the always block will execute infinite times. This will occur because the always block execute whenever there is any event in the signals in the sensitivity list; therefore any change in ‘count’ will execute the block, and then this block will change the ‘count’ value through line 36. Since ‘count’ value is changed, therefore always block will execute again, and the loop will never exit.
Another problem is that, above error can not be detected during simulation phase, i.e. simulation will show the correct results. Such errors are very difficult to find in Verilog. Further, such errors can be identified in VHDL code, as shown in VHDL tutorials. To avoid such errors in Verilog, please follow the guidelines for using the ‘always’ block as described in Section 4.6.

4.11 Conclusion

In this chapter, various statements for procedural assignments are discussed. Problem with loops are discussed and finally loop is implemented using ‘if’ statement. Lastly, it is shown that, Verilog designs can have differences in simulation results and implementation results.
Chapter 5

VHDL designs in Verilog

5.1 Introduction

Since, both VHDL and Verilog are widely used in FPGA designs, therefore it be beneficial to combine both the designs together; rather than transforming the Verilog code to VHDL and vice versa. This chapter presents the use of VHDL design in the Verilog codes.

5.2 VHDL designs in Verilog

For using VHDL in verilog designs, only proper component instantiation is required as shown in this section. Design of 1 bit comparator in Listing 5.1 (which is written using VHDL) is same as the design of Listing 2.3. Design generated by Listing 5.1 is shown in Fig. 5.1.

Listing 5.1: 1 bit comparator in Verilog

```verilog
library ieee;
use ieee.std_logic_1164.all;

entity comparator1BitVHDL is
    port(
        x, y : in std_logic;
        eq : out std_logic
    );
end comparator1BitVHDL;

architecture dataflow1Bit of comparator1BitVHDL is
begin
    s0 <= (not x) and (not y);
    s1 <= x and y;
    eq <= s0 or s1;
end dataflow1Bit;
```

Explanation Listing 5.2

This listing is exactly same as Listing 2.5. To design the 2 bit comparator, two 1 bit comparators are instantiated in line 10 and 11. The final design generated for the two bit comparator is shown Fig. 5.2. In this way, we can use the VHDL designs in Verilog codes.
5.3 Conclusion

In this chapter, VHDL files are used in Verilog designs. From the examples shown in this chapter, it is clear that we need not to do anything special to using VHDL files in Verilog designs; only proper port mapping i.e. component instantiation is required.
Chapter 6

Visual verifications of designs

6.1 Introduction

In previous chapters, we saw various elements of Verilog language with some design examples, which were verified using simulations. In this chapter, various smaller units are designed and then combined together to make the large systems. Further, visual verification is performed in this chapter i.e. the designs are verified using LED displays. Finally, in Section 6.6, output of mod-m is displayed on various LEDs using smaller designs i.e. counters, clock-ticks and seven segment displays.

6.2 Flip flops

Flip flops are the sequential circuits which are used to store 1-bit. In this section, D flip flop is designed with various functionalities in it.

6.2.1 D flip flop

In Listing 6.1, the basic D flip flop is designed with reset button. Output of the flip flop is set to zero if reset value is ‘1’, otherwise output has the same value as input. Further, change in the output value occurs during ‘positive edge’ of the clock. Design generated by Listing 6.1 is shown in Fig. 6.1.

Explanation Listing 6.1

In the listing, ‘d’ and ‘q’ are the input and output respectively of the D flip flop. In Line 12, output of the D flip flop is set to zero when reset is ‘1’. In Line 9, ‘posedge’ is used for checking the ‘rising edge’ of the clock in Verilog i.e. all the statements inside the ‘always’ block will be executed during rising edge of the clock. Next in Line 14, input value is sent to the output during the rising edge of the clock.

```verilog
// BasicDFF.v
module BasicDFF(
    input wire clk, reset,
    input wire d,
    output reg q
);

always @(posedge clk, posedge reset)
begin
    if (reset == 1)
        q = 0;
```

(continues on next page)
13
14
15
16
17

Else

q = d;
end
endmodule

Fig. 6.1: Basic D flip flop, Listing 6.1

6.2.2 D flip flop with Enable port

Note that, in Fig. 6.1, the enable button i.e. ‘ENA’ is still not connected. Enable button can be used for allowing the change in the output at desired time instant; e.g. if we want to change the output of the D flip flop on every 10th clock, then we can set the enable to ‘1’ for every 10th clock and ‘0’ for rest of the clocks. We call this as ‘tick’ at every 10 clock cycle; and we will see various examples of ‘ticks’ in this chapter. In this way, we can control the output of the D flip flop. To add the enable functionality in the flip flop, ‘en == 1’ is added in Line 14 of Listing 6.2. The design generated by the listing is shown in Fig. 6.2

Listing 6.2: D flip flop with enable

// D_FF.v
module D_FF(
    input wire clk, reset, en, //en: enable
    input wire d,
    output reg q
);

// check for positive edge of clock and reset
always @(posedge clk, posedge reset)
begin
    if (reset == 1)
        q <= 0;
    else if (en == 1)
        q <= d;
end
endmodule

6.3 Counters

In this section, two types of counters are designed i.e. binary counter and mod-m counter.
6.3.1 Binary counter

In Listing 6.3, N-bit binary counter is designed which counts the number from 0 to \(2^N - 1\). After reaching to maximum count i.e. \(2^N - 1\), it again starts the count from 0.

**Explanation Listing 6.3**

In the listing, two output ports are defined i.e. ‘count’ and ‘complete_tick’, where ‘complete_tick’ is used to generate tick when the ‘count’ reached to it’s maximum value. In Line 13, ‘MAX_COUNT’ is used to define the maximum count for ‘N’ bit counter; where ‘N’ is defined as parameter in Line 5.

Signal ‘count_reg’ is defined in Line 15 and assigned to output at Line 31. Value of ‘count_reg’ is increased by one and assigned to ‘count_next’ in Line 26. Then in next clock cycle, this increased value of ‘count_reg’ (which is store in ‘count_next’) is assigned to ‘count_reg’ again through Line 23. Design generated by the listing is shown in Fig. 6.3.

```
// binaryCounter.v
module binaryCounter
  #(parameter N = 3 //N bit binary counter)
  (input wire clk, reset,
   output wire complete_tick,
   output wire[N-1:0] count)

localparam MAX_COUNT = 2**N-1; // maximum value for N-bit
reg[N-1:0] count_reg;
wire[N-1:0] count_next;
always @(posedge clk, posedge reset)
begin
  if (reset == 1)
    count_reg <= 0; // set count to 0 if reset
  else
    count_reg <= count_next; // assign next value of count
end
assign count_next = count_reg + 1; // increase the count
```

(continues on next page)
FPGA designs with Verilog and SystemVerilog

(continued from previous page)

```verilog
28 // generate tick on each maximum count
29 assign complete_tick = (count_reg == MAX_COUNT) ? 1 : 0;
30 assign count = count_reg; // assign value to output port
32 endmodule
```

Fig. 6.3: N-bit binary counter, Listing 6.3

**Explanation Listing 6.3**

In the figure, component ‘Equal0’ is generated according to Line 29. 32’h00...07 shows that counter is designed with maximum value 7. Output of ‘Equal0’ i.e. complete_tick is set to 1 whenever output is equal to maximum value i.e. 7.

‘count_reg[2:0]’ shows that three D flip flops are used to create the 3 bit register. Also, we used only ‘clk’ and ‘reset’ ports in the design therefore enable port i.e. ‘ENA’ is unconnected. ‘Add0’ is included in the design to increase the value of count according to Line 26. Finally, this increased value is assigned to output port in next clock cycle according to Line 23. The simulation waveforms for this design is shown in Fig. 6.4. In the waveforms, we can see that a clock pulse is generated at the end of the count (see ‘complete_tick’) i.e. ‘111’ in the current example.

Fig. 6.4: Simulation waveforms of N-bit binary counter, Listing 6.3

### 6.3.2 Mod-m counter

Mod-m counter counts the values from 0 to (m-1), which is designed in Listing 6.4.

**Explanation Listing 6.4**

The listing is same as Listing 6.3 with some minor changes which are explained here. In Line 5, maximum count i.e. M is defined for ‘Mod-m counter, then in Line 6, number for bits ‘N’ is defined which is required to count upto (M-1).

In Line 27, count is set to zero, when maximum count is reached otherwise it is increased by 1. Line 30 generates a tick for each count completion. The design generated by the listing is shown in Fig. 6.5.
FPGA designs with Verilog and SystemVerilog

Listing 6.4: Mod-m counter

```verilog
// modMCounter.v
module modMCounter
#(
    parameter M = 5, // count from 0 to M-1
    N = 3 // N bits required to count upto M i.e. 2**N >= M
)
(
    input wire clk, reset,
    output wire complete_tick,
    output wire[N-1:0] count
);

reg[N-1:0] count_reg;
wire[N-1:0] count_next;
always @(posedge clk, posedge reset)
begin
    if (reset == 1)
        count_reg <= 0;
    else
        count_reg <= count_next;
end

// set count_next to 0 when maximum count is reached i.e. (M-1)
// otherwise increase the count
assign count_next = (count_reg == M-1) ? 0 : count_reg + 1 ;

//Generate 'tick' on each maximum count
assign complete_tick = (count_reg == M-1) ? 1 : 0;

assign count = count_reg; // assign count to output port
endmodule
```

Explanation Fig. 6.5

This figure is same as Fig. 6.3 with few changes to stop the count at ‘M’. Firstly, in ‘Equal0’ component ‘32’h0...04’ (i.e. ‘M-1’) is used instead of 32’h0...07, as ‘M’ is set to 5 in Line 5; and the output of ‘Equal0’ is set to 1 whenever the count reaches to 4. Then output of ‘Equal0’ is sent to the multiplexer ‘MUX21’, which selects the count 3’h0 whenever the output of ‘Equal0’ is one, otherwise incremented value (given by ‘Add0’) is sent to the D flip flops. The simulation waveforms for this design is shown in Fig. 6.6. In the waveforms, we can see that a clock pulse is generated at the end of the count i.e. ‘100’ (see ‘complete_tick’) in the current example.

Fig. 6.5: Mod-m counter, Listing 6.4
6.4 Clock ticks

In Listing 6.5, Mod-m counter is used to generate the clock ticks of different frequencies, which can be used for operating the devices which work on different clock frequencies. Further, we will use the listing for visual verification of the designs using ‘LEDs’ and ‘seven segment displays’.

**Explanation Listing 6.5**

The listing uses the ‘Mod-m’ counter (as shown Lines 19-23) to generate the ticks with different time period. In Line 8, M = 5 is set, to generate the ticks after every 5 clock cycles as shown in Fig. 6.8. In the figure, two ‘red cursors’ are used to display the 5 clocks cycles, and during 5th cycle the output port i.e. ‘clkPulse’ is set to 1. Further, Fig. 6.7 shows the structure of the design, whose internal design is defined by Mod-m counter in Listing 6.4. Lastly, different values of ‘M’ and corresponding ‘N’ are shown in Lines 4-6, to generated the clock ticks of different time periods.

```
// clockTick.v
module clockTick
    #(
        parameter M = 5, // generate ticks after M clock cycle
        N = 3 // N bits required to count upto M i.e. 2**N >= M
    )
    (input wire clk, reset,
     output wire clkPulse
    );

modMCounter #(N(M), .N(N))
    clockPulse5cycle (  
        .clk(clk), .reset(reset),
        .complete_tick(clkPulse)
    );
endmodule
```

6.5 Seven segment display

In this section, Verilog code for displaying the count on seven segment display device is presented, which converts the hexadecimal number format (i.e. 0 to F) into 7-segment display format. Further, a test circuit is designed to check the output of the design on the FPGA board.
6.5.1 Implementation

Listing 6.6 is designed for active-low seven segment display device, i.e., LEDs of the device will glow if input is ‘0’. Then, at the end of the design, output is generated for both active low and active high seven segment display devices.

Since the design is for active low system, therefore in Line 33, the signal ‘sevenSegment’ is assigned directly to the output port ‘sevenSegmentActiveLow’; whereas it is inverted for the active high output port i.e. ‘sevenSegmentActiveHigh’ in Line 34. In this way, we can use this design for any kind of devices. In the next section, test circuit is shown for this design.

Listing 6.6: Hexadecimal to seven segment display conversion

```verilog
1 // hexToSevenSegment.v
2 module hexToSevenSegment
3 # (input wire[3:0] hexNumber,
4 output wire[6:0] sevenSegmentActiveLow, sevenSegmentActiveHigh
5 )
```
FPGA designs with Verilog and SystemVerilog

(continued from previous page)

```verilog
reg[6:0] sevenSegment;
always @*
begin
case(hexNumber)
  4'b0000 : sevenSegment = 7'b1000000; // 0
  4'b0001 : sevenSegment = 7'b1111001; // 1
  4'b0010 : sevenSegment = 7'b0101000; // 2
  4'b0011 : sevenSegment = 7'b0011000; // 3
  4'b0100 : sevenSegment = 7'b0011001; // 4
  4'b0101 : sevenSegment = 7'b0010010; // 5
  4'b0110 : sevenSegment = 7'b0000010; // 6
  4'b0111 : sevenSegment = 7'b1111000; // 7
  4'b1000 : sevenSegment = 7'b0000000; // 8
  4'b1001 : sevenSegment = 7'b0001000; // 9
  4'b1010 : sevenSegment = 7'b0001000; // a
  4'b1011 : sevenSegment = 7'b0000011; // b
  4'b1100 : sevenSegment = 7'b1000110; // c
  4'b1101 : sevenSegment = 7'b0100001; // d
  4'b1110 : sevenSegment = 7'b0000110; // e
  default : sevenSegment = 7'b0001110; // f
endcase;
end
assign sevenSegmentActiveLow = sevenSegment;
assign sevenSegmentActiveHigh = ~sevenSegment;
endmodule
```

6.5.2 Test design for 7 segment display

Till now, we checked the outputs of the circuits using simulation. In this section, output of the code is displayed on the Seven segment devices which is available on the DE2 FPGA board. Further, we can use the design with other boards as well; for this purpose, the only change required is the pin-assignments, which are board specific.

Verilog code for testing the design is presented in Listing 6.6. Note that, in this listing, we use the names ‘SW’ and ‘HEX0’ etc., which are defined in ‘DE2_PinAssg_PythonDSP.csv’ file. Partial view of this file is shown in Fig. 6.10, which is provided in the zip folder along with the codes and can be downloaded from the website. This file is used for ‘pin assignment’ in Altera DE2 board. DE2 board provides the 18 switches i.e. SW0 to SW17. Pin number for SW0 is ‘PIN_N25’, therefore in the ‘.csv file’, we used the name SW[0] for (SW0) and assign the pin number ‘PIN_N25’ in location column. Note that, we can not change the header names i.e. ‘To’ and ‘Location’ for using the ‘.csv file’. Further, we can change the names to any other desired names e.g. SW17 is named as ‘reset’, which will be used for resetting the system in later designs.

For pin assignments with ‘.csv file’, go to Assignments–>Import Assignments and then select the file ‘DE2_PinAssg_PythonDSP.csv’. Next, to see the pin assignments, go to Assignments–>Pin Planner, which will display the pin assignments as shown in Fig. 6.11. Further, we can manually change the pin location by clicking on the ‘Location’ column in the figure.

**Note:** Names ‘SW’ and ‘HEX0’ etc. are used along with ‘std_logic_vector’ in the testing circuits, so that pin numbers are automatically assigned to these ports according to ‘.csv file’. Otherwise we need to manually assign the pin numbers to the ports.

**Explanation Listing 6.7**

In Line 6 of the listing, 4 bit input port ‘SW’ is defined. Therefore, pin number will be assigned to
### 6.5. Seven segment display

#### Fig. 6.10: Partial display of ‘Pin assignments file’ i.e. DE2_PinAssg_PythonDSP.csv

<table>
<thead>
<tr>
<th>To</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW[0]</td>
<td>PIN_N25</td>
</tr>
<tr>
<td>SW[1]</td>
<td>PIN_N26</td>
</tr>
<tr>
<td>SW[3]</td>
<td>PIN_AE14</td>
</tr>
<tr>
<td>SW[4]</td>
<td>PIN_AF14</td>
</tr>
<tr>
<td>reset</td>
<td>PIN_V2</td>
</tr>
<tr>
<td>HEX0[6]</td>
<td>PIN_AF10</td>
</tr>
<tr>
<td>HEX0[5]</td>
<td>PIN_AB12</td>
</tr>
<tr>
<td>HEX0[4]</td>
<td>PIN_AC12</td>
</tr>
<tr>
<td>HEX0[3]</td>
<td>PIN_AD11</td>
</tr>
<tr>
<td>HEX0[2]</td>
<td>PIN_AE11</td>
</tr>
<tr>
<td>HEX0[1]</td>
<td>PIN_V14</td>
</tr>
<tr>
<td>HEX0[0]</td>
<td>PIN_V13</td>
</tr>
<tr>
<td>HEX1[6]</td>
<td>PIN_V20</td>
</tr>
</tbody>
</table>

#### Fig. 6.11: Partial display of Pin Assignments

<table>
<thead>
<tr>
<th>Node Name</th>
<th>Direction</th>
<th>Location</th>
<th>I/O Standard</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW[3]</td>
<td>Input</td>
<td>PIN_AE14</td>
<td>3.3-V L.V...default()</td>
</tr>
<tr>
<td>SW[2]</td>
<td>Input</td>
<td>PIN_P25</td>
<td>3.3-V L.V...default()</td>
</tr>
<tr>
<td>SW[1]</td>
<td>Input</td>
<td>PIN_N26</td>
<td>3.3-V L.V...default()</td>
</tr>
<tr>
<td>SW[0]</td>
<td>Input</td>
<td>PIN_N25</td>
<td>3.3-V L.V...default()</td>
</tr>
<tr>
<td>SW[4]</td>
<td>Unknown</td>
<td>PIN_AF14</td>
<td>3.3-V L.V...default()</td>
</tr>
<tr>
<td>SW[5]</td>
<td>Unknown</td>
<td>PIN_AD13</td>
<td>3.3-V L.V...default()</td>
</tr>
<tr>
<td>SW[6]</td>
<td>Unknown</td>
<td>PIN_AC13</td>
<td>3.3-V L.V...default()</td>
</tr>
<tr>
<td>SW[7]</td>
<td>Unknown</td>
<td>PIN_C13</td>
<td>3.3-V L.V...default()</td>
</tr>
<tr>
<td>SW[8]</td>
<td>Unknown</td>
<td>PIN_B13</td>
<td>3.3-V L.V...default()</td>
</tr>
<tr>
<td>SW[9]</td>
<td>Unknown</td>
<td>PIN_A13</td>
<td>3.3-V L.V...default()</td>
</tr>
</tbody>
</table>
these switches according to name ‘SW[0]’ to ‘SW[3]’ etc. in the .csv file. In Line 7, two output ports are defined i.e. HEX0 and HEX1. Next, in Line 10 and 13, HEX0 and HEX1 are mapped to active low and active high outputs of the Listing 6.6 respectively. Note that, it is optional to define all the output ports in the port mapping, e.g. output port ‘sevenSegmentActiveHigh’ is not declared in Line 11; whereas all the input ports must be declared in port mapping.

Now this design can be loaded on the FPGA board. Then, change the switch patterns to see the outputs on the seven segment display devices. Since, HEX0 and HEX1 are set for active low and active high respectively, therefore HEX1 will display the LEDs which are not glowing on the HEX0 e.g. when HEX0 displays the number ‘8’, then HEX1 will not glow any LED as all the LEDs of HEX0 are in the ‘on’ condition.

Listing 6.7: Test design for seven segment display

```vhdl
// hexToSevenSegment_testCircuit
// testing circuit for hexToSevenSegment.vhd
module hexToSevenSegment_testCircuit
  (input wire[3:0] SW,
   output wire[6:0] HEX0, HEX1);
hexToSevenSegment hexToSevenSegment0 (.hexNumber(SW), .sevenSegmentActiveLow(HEX0));
hexToSevenSegment hexToSevenSegment1 (.hexNumber(SW), .sevenSegmentActiveHigh(HEX1));
endmodule
```

6.6 Visual verification of Mod-m counter

In previous section, we displayed the outputs on 7 segment display devices, but clocks are not used in the system. In this section, we will verify the designs with clocks, by visualizing the outputs on LEDs and seven segment displays. Since, 50 MHz clock is too fast to visualize the change in the output with eyes, therefore Listing 6.8 uses the 1 Hz clock frequency for mod-m counter, so that we can see the changes in the outputs.

Explanation Listing 6.8

Since, DE2 provides clock with 50 MHz frequency, therefore it should count upto \(5 \times 10^7\) to elapse 1 sec time i.e. \(\frac{50MHz}{5 \times 10^7} = \frac{50 \times 10^7Hz}{5 \times 10^7} = 1Hz = 1\text{sec}\). Therefore \(M=5000000\) is used in Line 20.

In the listing, three component are instantiated i.e. ‘clockGenerator’, ‘modMCounter’ and ‘hexToSevenSegment’ for the visual verification of mod-m counter. Further, counts are verified using both LEDs and seven segment display. In Line 20, ‘clockGenerator’ is instantiated which generates the clock of 1 second i.e. ‘clk_Pulse1s’. Then this 1 second clock is used by second instantiation i.e. mod-m counter as shown in Line 27. This can be seen in Fig. 6.12 where output of ‘clockGenerator’ is connect with input clock of mod-m counter. Lastly, all these signals are sent to output port i.e. 1 second clock is displayed by LEDR[0] (Line 24), whereas ‘completed-count-tick’ is displayed by LEDR[1] (Line 29). Also, counts are displayed by green LEDs i.e. LEDG (Line 31). Further, seven segment display is also instantiated at Line 34, to display the count on seven segment display as well.

Listing 6.8: Mod-m counter verification with 1 second clock

```vhdl
// modMCounter_VisualTest.v
module modMCounter_VisualTest
  (continues on next page)
```
FPGA designs with Verilog and SystemVerilog

6.7 Conclusion

In this chapter, we designed the circuit which generates various 'ticks' of different frequencies. Then the ticks are used for visual verifications of the designs using LEDs and seven segment displays. Further, structural modeling approach is used for the visual verifications of the systems.
Chapter 7

Finite state machine

7.1 Introduction

In previous chapters, we saw various examples of the combinational circuits and sequential circuits. In combinational circuits, the output depends on the current values of inputs only; whereas in sequential circuits, the output depends on the current values of the inputs along with the previously stored information. In the other words, storage elements, e.g. flip flogs or registers, are required for sequential circuits.

The information stored in the these elements can be seen as the states of the system. If a system transits between finite number of such internal states, then finite state machines (FSM) can be used to design the system. In this chapter, various finite state machines along with the examples are discussed. Further, please see the SystemVerilog-designs in Chapter 10, which provides the better ways for creating the FSM designs as compared to Verilog.

7.2 Comparison: Mealy and Moore designs

The FMS design is known as Moore design if the output of the system depends only on the states (see Fig. 7.1); whereas it is known as Mealy design if the output depends on the states and external inputs (see Fig. 7.2). Further, a system may contain both types of designs simultaneously.

Note: Following are the differences in Mealy and Moore design,

- In Moore machine, the outputs depend on states only, therefore it is ‘synchronous machine’ and the output is available after 1 clock cycle as shown in Fig. 7.3. Whereas, in Mealy machine output depends on states along with external inputs; and the output is available as soon as the input is changed therefore it is ‘asynchronous machine’ (See Fig. 7.16 for more details).
- Mealy machine requires fewer number of states as compared to Moore machine as shown in Section 7.3.1.
- Moore machine should be preferred for the designs, where glitches (see Section 7.4) are not the problem in the systems.
- Mealy machines are good for synchronous systems which requires ‘delay-free and glitch-free’ system (See example in Section Section 7.7.1), but careful design is required for asynchronous systems. Therefore, Mealy machine can be complex as compare to Moore machine.

7.3 Example: Rising edge detector

Rising edge detector generates a tick for the duration of one clock cycle, whenever input signal changes from 0 to 1. In this section, state diagrams of rising edge detector for Mealy and Moore designs are shown. Then rising edge detector is implemented using Verilog code. Also, outputs of these two designs are compared.
7.3.1 State diagrams: Mealy and Moore design

Fig. 7.2 and Fig. 7.1 are the state diagrams for Mealy and Moore designs respectively. In Fig. 7.2, the output of the system is set to 1, whenever the system is in the state ‘zero’ and value of the input signal ‘level’ is 1; i.e. output depends on both the state and the input. Whereas in Fig. 7.1, the output is set to 1 whenever the system is in the state ‘edge’ i.e. output depends only on the state of the system.

7.3.2 Implementation

Both Mealy and Moore designs are implemented in Listing 7.1. The listing can be seen as two parts i.e. Mealy design (Lines 37-55) and Moore design (Lines 57-80). Please read the comments for complete understanding of the code. The simulation waveforms i.e. Fig. 7.3 are discussed in next section.

Listing 7.1: Edge detector: Mealy and Moore designs

```verilog
// edgeDetector.v
// Moore and Mealy Implementation

module edgeDetector
(
    input wire clk, reset,
    input wire level,
    output reg Mealy_tick, Moore_tick
);

localparam // 2 states are required for Mealy
zeroMealy = 1'b0,
oneMealy = 1'b1;

(continues on next page)
```
localparam [1:0] // 3 states are required for Moore
zeroMoore = 2’b00,
edgeMoore = 2’b01,
oneMoore = 2’b10;

reg stateMealy_reg, stateMealy_next;
reg[1:0] stateMoore_reg, stateMoore_next;

always @(posedge clk, posedge reset)
begin
if(reset) // go to state zero if reset
begin
stateMealy_reg <= zeroMealy;
stateMoore_reg <= zeroMoore;
end
else // otherwise update the states
begin
stateMealy_reg <= stateMealy_next;
stateMoore_reg <= stateMoore_next;
end
end

// Mealy Design
always @(stateMealy_reg, level)
begin
// store current state as next
stateMealy_next = stateMealy_reg; // required: when no case statement is satisfied
Mealy_tick = 1’b0; // set tick to zero (so that ‘tick = 1’ is available for 1 cycle only)
case(stateMealy_reg)
zeroMealy: // set ‘tick = 1’ if state = zero and level = ‘1’
if(level)
begin // if level is 1, then go to state one,
stateMealy_next = oneMealy; // otherwise remain in same state.
Mealy_tick = 1’b1;
end
oneMealy:
if(!level) // if level is 0, then go to zero state,
stateMealy_next = zeroMealy; // otherwise remain in one state.
endcase
end

// Moore Design
always @(stateMoore_reg, level)
begin
// store current state as next
stateMoore_next = stateMoore_reg; // required: when no case statement is satisfied
Moore_tick = 1’b0; // set tick to zero (so that ‘tick = 1’ is available for 1 cycle only)
case(stateMoore_reg)
zeroMoore: // if state is zero,
if(level) // and level is 1
stateMoore_next = edgeMoore; // then go to state edge.
edgeMoore:
begin
Moore_tick = 1’b1; // set the tick to 1.
if(level) // if level is 1,
stateMoore_next = oneMoore; // go to state one,
else
stateMoore_next = zeroMoore; // else go to state zero.
end
end
7.3.3 Outputs comparison

In Fig. 7.3, it can be seen that output-tick of Mealy detector is generated as soon as the 'level' goes to 1, whereas Moore design generates the tick after 1 clock cycle. These two ticks are shown with the help of the two red cursors in the figure. Since, output of Mealy design is immediately available therefore it is preferred for synchronous designs.

![Simulation waveforms of rising edge detector](image)

Fig. 7.3: Simulation waveforms of rising edge detector in Listing 7.1

7.3.4 Visual verification

Listing 7.2 can be used to verify the results on the FPGA board. Here, clock with 1 Hz frequency is used in line 19, which is defined in Listing 6.5. After loading the design on FPGA board, we can observe on LEDs that the output of Moore design displayed after Mealy design, with a delay of 1 second.

```
// edgeDetector_VisualTest.v
module edgeDetector_VisualTest
  (input wire CLOCK_50, reset,
   input wire[1:0] SW,
   output wire[1:0] LEDR);
wire clk_Pulse1s;
// clock 1 s
clockTick #(50000000, 26)
clock_1s (.clk(CLOCK_50), .reset(reset),
  .clkPulse(clk_Pulse1s));
// edge detector
detector edgeDetector_VisualTest(.clk(clk_Pulse1s), .reset(reset),
  .level(SW[1]), .Moore_tick(LEDR[0]), .Mealy_tick(LEDR[1]));
endmodule
```

7.3. Example: Rising edge detector
7.4 Glitches

Glitches are the short duration pulses which are generated in the combinational circuits. These are generated when more than two inputs change their values simultaneously. Glitches can be categorized as ‘static glitches’ and ‘dynamic glitches’. Static glitches are further divided into two groups i.e. ‘static-0’ and ‘static-1’. ‘Static-0’ glitch is the glitch which occurs in logic ‘0’ signal i.e. one short pulse i.e. ‘high-pulse (logic-1)’ appears in logic-0 signal (and the signal settles down). Dynamic glitch is the glitch in which multiple short pulses appear before the signal settles down.

Note: Most of the times, the glitches are not the problem in the design. Glitches create problem when it occur in the outputs, which are used as clock for the other circuits. In this case, glitches will trigger the next circuits, which will result in incorrect outputs. In such cases, it is very important to remove these glitches. In this section, the glitches are shown for three cases. Since, clocks are used in synchronous designs, therefore Section Section 7.4.3 is of our main interest.

7.4.1 Combinational design in asynchronous circuit

Fig. 7.4 shows the truth-table for $2 \times 1$ multiplexer and corresponding Karnaugh map is shown in Fig. 7.5. Note that, the glitches occurs in the circuit, when we exclude the ‘red part’ of the solution from the Fig. 7.5, which results in minimum-gate solution, but at the same time the solution is disjoint. To remove the glitch, we can add the prime-implicant in red-part as well. This solution is good, if there are few such gates are required; however if the number of inputs are very high, whose values are changing simultaneously then this solution is not practical, as we need to add large number of gates.

\[
\begin{array}{|c|c|c|c|}
\hline
\text{sel} & \text{in0} & \text{in1} & z \\
\hline
0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 \\
0 & 1 & 0 & 1 \\
0 & 1 & 1 & 1 \\
1 & 0 & 0 & 0 \\
1 & 0 & 1 & 1 \\
1 & 1 & 0 & 0 \\
1 & 1 & 1 & 1 \\
\hline
\end{array}
\]

Fig. 7.4: Truth table of $2 \times 1$ Multiplexer

Fig. 7.5: Reason for glitches and solution

Fig. 7.6: Glitches (see disjoint lines in ‘z’) in design in Listing 7.3
7.4.2 Unfixable Glitch

Listing 7.4 is another example of glitches in the design as shown in Fig. 7.7. Here, glitches are continuous i.e. these are occurring at every change in signal ‘din’. Such glitches are removed by using D-flip-flop as shown in Section Section 7.4.3. Since the output of Manchester code depends on both edges of clock (i.e. half of the output changes on +ve edge and other half changes at -ve edge), therefore such glitches are unfixable; as in Verilog both edges can not be connected to one D flip flop.

![Fig. 7.7: Glitches in Listing 7.4](image)

Listing 7.4: Glitches in Manchester coding

```vhdl
// manchester_code.vhd

module manchester_code(
    input wire clk, din,
    output wire dout
);

// glitch will occur on transition of signal din
assign dout = clk ^ din;

endmodule
```

7.4.3 Combinational design in synchronous circuit

Combination designs in sequential circuits were discussed in Fig. 4.1. The output of these combination designs can depend on states only, or on the states along with external inputs. The former is known as Moore design and latter is known as Mealy design as discussed in Section Section 7.2. Since, the sequential designs are sensitive to
edge of the clock, therefore the glitches can occur only at the edge of the clock. Hence, the glitches at the edge can be removed by sending the output signal through the D flip flop, as shown in Fig. 7.8. Various Verilog templates for sequential designs are shown in Section Section 7.5 and Section 7.6.

---

**7.5 Moore architecture and Verilog templates**

Fig. 7.8 shows the different block for the sequential design. In this figure, we have three blocks i.e. ‘sequential logic’, ‘combinational logic’ and ‘glitch removal block’. In this section, we will define three process-statements to implemented these blocks (see Listing 7.6). Further, ‘combinational logic block’ contains two different logics i.e. ‘next-state’ and ‘output’. Therefore, this block can be implemented using two different block, which will result in four process-statements (see Listing 7.5).

Moore and Mealy machines can be divided into three categories i.e. ‘regular’, ‘timed’ and ‘recursive’. The differences in these categories are shown in Fig. 7.9, Fig. 7.10 and Fig. 7.11 for Moore machine. In this section, we will see different Verilog templates for these categories. Note that, the design may be the combinations of these three categories, and we need to select the correct template according to the need. Further, the examples of these templates are shown in Section Section 7.7.

**7.5.1 Regular machine**

Please see the Fig. 7.9 and note the following points about regular Moore machine,

- Output depends only on the states, therefore no ‘if statement’ is required in the process-statement. For example, in Lines 85-87 of Listing 7.5, the outputs (Lines 86-87) are defined inside the ‘s0’ (Line 86).
- Next-state depends on current-state and and current external inputs. For example, the ‘state_next’ at Line 49 of Listing 7.5 is defined inside ‘if statement’ (Line 48) which depends on current input. Further, this ‘if statement’ is defined inside the state ‘s0’ (Line 47). Hence the next state depends on current state and current external input.

---

**Fig. 7.8: Glitch-free sequential design using D flip flop**

**Fig. 7.9: Regular Moore machine**

**Fig. 7.10: Timed Moore machine : next state depends on time as well**
Note: In regular Moore machine,

- Outputs depend on current external inputs.
- Next states depend on current states and current external inputs.

Listing 7.5: Verilog template for regular Moore FSM: separate 'next_state' and 'output' logic
state_next = state_reg; // default state_next

case (state_reg)
  s0 : begin
    if (<condition>) begin // if (input1 = 2'b01) then
      state_next = s1;
    end
    else if (<condition>) begin // add all the required conditions
      state_next = ...;
    end
    else begin // remain in current state
      state_next = s0;
    end
  end

  s1 : begin
    if (<condition>) begin // if (input1 = 2'b10) then
      state_next = s2;
    end
    else if (<condition>) begin // add all the required conditions
      state_next = ...;
    end
    else begin // remain in current state
      state_next = s1;
    end
  end

  s2 : begin
    ...
  end
endcase

// combination output logic
// This part contains the output of the design
// no if-else statement is used in this part
// include all signals and input in sensitive-list except state_next
always @(input1, input2, ..., state_reg) begin
  // default outputs
  output1 = <value>;
  output2 = <value>;
  ...
  case (state_reg)
    s0 : begin
      output1 = <value>;
      output2 = <value>;
      ...
    end
    s1 : begin
      output1 = <value>;
      output2 = <value>;
      ...
    end
    s2 : begin
      ...
    end
  endcase
end

// optional D-FF to remove glitches
always @(posedge clk, posedge reset)
begin
  if (reset) begin
    new_output1 <= ...;
  end
end
106    new_output2 <= ... ;
107    end
108    else begin
109        new_output1 <= output1;
110        new_output2 <= output2;
111    end
112    end
113    endmodule

Listing 7.6 is same as Listing 7.5, but the output-logic and next-state logic are combined in one process block. 

Listing 7.6: Verilog template for regular Moore FSM: combined 'next_state' and 'output' logic
s0 : begin
  output1 = <value>;
  output2 = <value>;
  ...
  if (<condition>) begin  // if (input1 = 2'b01) then
    state_next = s1;
  end
  else if (<condition>) begin  // add all the required conditionstion
    state_next = ...;
  end
  else begin  // remain in current state
    state_next = s0;
  end
end
s1 : begin
  output1 = <value>;
  output2 = <value>;
  ...
  if (<condition>) begin  // if (input1 = 2'b10) then
    state_next = s2;
  end
  else if (<condition>) begin  // add all the required conditionstions
    state_next = ...;
  end
  else begin  // remain in current state
    state_next = s1;
  end
end
s2 : begin
  ...
end
endcase
// optional D-FF to remove glitches
always @(posedge clk, posedge reset)
begin
  if (reset) begin
    new_output1 <= ...;
    new_output2 <= ...;
  end
  else begin
    new_output1 <= output1;
    new_output2 <= output2;
  end
end
endmodule

7.5.2 Timed machine

If the state of the design changes after certain duration (see Fig. 7.10), then we need to add the timer in the Verilog design which are created in Listing 7.5 and Listing 7.5. For this, we need to add one more process-block which performs following actions,

- Zero the timer : The value of the timer is set to zero, whenever the state of the system changes.
- Stop the timer : Value of the timer is incremented till the predefined ‘maximum value’ is reached and then it should be stopped incrementing. Further, it’s value should not be set to zero until state is changed.
Note: In timed Moore machine,

- Outputs depend on current external inputs.
- Next states depend on time along with current states and current external inputs.

Template for timed Moore machine is shown in Listing 7.7, which is exactly same as Listing 7.6 except with following changes,

- Timer related constants are added at Line 22-27.
- An ‘always’ block is added to stop and zero the timer (Lines 44-54).
- Finally, timer related conditions are included for next-state logic e.g. Lines 64 and 67 etc.

Listing 7.7: Verilog template timed Moore FSM: separate ‘next_state’ and ‘output’ logic

```verilog
// moore_timed_template.vhd
module moore_timed_template
  #( parameter
    param1 : <value>,
    param2 : <value>
  )
  ( input wire clk, reset,
    input wire [<size>] input1, input2, ...,
    output reg [<size>] output1, output2
);

localparam [<size_state>] // for 4 states : size_state = 1:0
  s0 = 0,
  s1 = 1,
  s2 = 2,
  ...;

reg[<size_state>] state_reg, state_next;

// timer
always @(posedge clk, posedge reset) begin
  if (reset) begin
    state_reg <= s1;
  end
  else begin
    state_reg <= state_next;
  end
end

// state register : state_reg
// This process contains sequential part and all the D-FF are
// included in this process. Hence, only 'clk' and 'reset' are
// required for this process.
always @(posedge clk, posedge reset) begin
  if (reset) begin
    $t <= 0;
  end
  else begin
    $t <= $t + 1;
  end
end
```
(continues on next page)
end
else begin
  if state_reg != state_next then // state is changing
    t <= 0;
  else
    t <= t + 1;
end

// next state logic : state_next
// This is combinational of the sequential design,
// which contains the logic for next-state
// include all signals and input in sensitive-list except state_next
always @(input1, input2, state_reg) begin
  state_next = state_reg; // default state_next
  case (state_reg)
    s0 : begin
      if ((<condition> & t >= T1-1) begin // if (input1 = 2'b01) then
        state_next = s1;
      end
      else if ((<condition> & t >= T2-1) begin // add all the required conditionstion
        state_next = ...;
      end
      else begin // remain in current state
        state_next = s0;
      end
    end
    s1 : begin
      if ((<condition> & t >= T3-1) begin // if (input1 = 2'b10) then
        state_next = s2;
      end
      else if ((<condition> & t >= T2-1) begin // add all the required conditionstions
        state_next = ...;
      end
      else begin // remain in current state
        state_next = s1;
      end
    end
    s2 : begin
      ...
    end
  endcase
end

// combination output logic
// This part contains the output of the design
// no if-else statement is used in this part
// include all signals and input in sensitive-list except state_next
always @(input1, input2, ..., state_reg) begin
  // default outputs
  output1 = <value>;
  output2 = <value>;
  ...
  case (state_reg)
    s0 : begin
      output1 = <value>;
      output2 = <value>;
      ...
    end
    s1 : begin
      output1 = <value>;
    end
  endcase
end

(continues on next page)
output2 = <value>;
...
end
s2 : begin
...
end
endcase
end

// optional D-FF to remove glitches
always @(posedge clk, posedge reset)
begin
  if (reset) begin
    new_output1 <= ... ;
    new_output2 <= ... ;
  end
  else begin
    new_output1 <= output1;
    new_output2 <= output2;
  end
end
endmodule

7.5.3 Recursive machine

In recursive machine, the outputs are fed back as input to the system (see Fig. 7.11). Hence, we need additional process-statement which can store the outputs which are fed back to combinational block of sequential design, as shown in Listing 7.8. The listing is same as Listing 7.7 except certain signals and process block are defined to feedback the output to combination logic; i.e. Lines 29-31 contain the signals (feedback registers) which are required to be feedback the outputs. Here, ‘_next’ and ‘_reg’ are used in these lines, where ‘next’ value is fed back as ‘reg’ in the next clock cycle inside the ‘always’ statement which is defined in Lines 63-75. Lastly, ‘feedback registers’ are also used to calculate the next-state inside the ‘if statement’ e.g. Lines 91 and 96. Also, the value of feedback registers are updated inside these ‘if statements’ e.g. Lines 93 and 102.

Note: In recursive Moore machine,

- Outputs depend on current external inputs. Also, values in the feedback registers are used as outputs.
- Next states depend current states, current external input, current internal inputs (i.e. previous outputs feedback as inputs to system) and time (optional).

Listing 7.8: Verilog template recursive Moore FSM : separate ‘next_state’ and ‘output’ logic

```verilog
// moore_recursive_template.v
module moore_recursive_template
#( parameter
  param1 : <value>,
  param2 : <value>
)
(
  input wire clk, reset,
  input wire [size:] input1, input2, ...,
  output reg [size:] output1, output2, new_output1, new_output2
);
```
localparam [<size_state>] // for 4 states : size_state = 1:0
  s0 = 0,
s1 = 1,
s2 = 2,
...;
  reg[<size_state>] state_reg, state_next;

// timer
localparam T1 = <value>;
localparam T2 = <value>;
localparam T3 = <value>;
...
  reg [<size>] t; //<size> should be able to store max(T1, T2, T3)

// recursive : feedback register
  reg [<size>] r1_reg, r1_next;
  reg [<size>] r2_reg, r2_next, ;
...

// state register : state_reg
// This always-block contains sequential part & all the D-FF are
// included in this always-block. Hence, only 'clk' and 'reset' are
// required for this always-block.
always(posedge clk, posedge reset)
begin
  if (reset) begin
    state_reg <= s1;
  end
  else begin
    state_reg <= state_next;
  end
end

// timer (optional)
always @(posedge clk, posedge reset) begin
  if (reset) begin
    t <= 0;
  end
  else begin
    if state_reg != state_next then // state is changing
      t <= 0;
    else
      t <= t + 1;
  end
end

// feedback registers: to feedback the outputs
always @(posedge clk, posedge reset)
begin
  if (reset) begin
    r1_reg <= <initial_value>;
    r2_reg <= <initial_value>;
    ...
  end
  else begin
    r1_reg <= r1_next;
    r2_reg <= r2_next;
    ...
  end
end
75 end

76 // next state logic : state_next
77 // This is combinational of the sequential design,
78 // which contains the logic for next-state
79 always @(input1, input2, state_reg) begin
80     state_next = state_reg; // default state_next
81     r1_next = r1_reg; // default next-states
82     r2_next = r2_reg;
83     ...
84     case (state_reg)
85         s0 : begin
86             if <condition> & r1_reg == <value> & t >= T1-1 begin // if (input1 = '01') then
87                 state_next = s1;
88                 r1_next = <value>;
89                 r2_next = <value>;
90             ...
91         end
92         elsif <condition> & r2_reg == <value> & t >= T2-1 begin // add all the required conditions
93             state_next = <value>;
94             r1_next = <value>;
95             ...
96         end
97         else begin // remain in current state
98             state_next = s0;
99             r2_next = <value>;
100             ...
101         end
102     end case;
103 end process;

104 // next state logic and outputs
105 // This is combinational of the sequential design,
106 // which contains the logic for next-state and outputs
107 // include all signals and input in sensitive-list except state_next
108 always @(input1, input2, ..., state_reg) begin
109     state_next = state_reg; // default state_next
110     // default outputs
111     output1 = <value>;
112     output2 = <value>;
113     ...
114     // default next-states
115     r1_next = r1_reg;
116     r2_next = r2_reg;
117     ...
118     case (state_reg)
119         s0 : begin
120             output1 = <value>;
121             output2 = <value>;
122             if (<condition> & r1_reg == <value> & t >= T1-1) begin // if (input1 = 2'b01) then
123                 ...
124             r1_next = <value>;
125             r2_next = <value>;
126             ...
127             state_next = s1;
128         end case;
129 end process;

(continues on next page)
end

else if (<condition> & r2_reg = <value> & t >= T2-1) begin // add all the required coditions
    r1_next = <value>;
    ...
    state_next = ...;
end

else begin // remain in current state
    r2_next = <value>;
    ...
    state_next = s0;
end

s1 : begin
 output1 = <value>;
 output2 = <value>;
 if (<condition> & r1_reg = <value> & t >= T3-1) begin // if (input1 = 2'b01) then
     ...
     r1_next = <value>;
     r2_next = <value>;
     ...
     state_next = s1;
end

else if (<condition> & r2_reg = <value> & t >= T1-1) begin // add all the required coditions
    r1_next = <value>;
    ...
    state_next = ...;
end

else begin // remain in current state
    r2_next = <value>;
    ...
    state_next = s1;
end
endcase

// optional D-FF to remove glitches
always @(posedge clk, posedge reset)
begin
    if (reset) begin
        new_output1 <= ... ;
        new_output2 <= ... ;
    end
    else begin
        new_output1 <= output1;
        new_output2 <= output2;
    end
end
endmodule

7.6 Mealy architecture and Verilog templates

Template for Mealy architecture is similar to Moore architecture. The minor changes are required as outputs depend on current input as well, as discussed in this section.
7.6.1 Regular machine

In Mealy machines, the output is the function of current input and states, therefore the output will also be defined inside the if-statements (Lines 49-50 etc.). Rest of the code is same as Listing 7.6.

Listing 7.9: Verilog template for regular Mealy FSM: combined ‘next_state’ and ‘output’ logic

```verbatim
// mealy_regular_template.v

module mealy_regular_template
  #( parameter
    param1 = <value>,
    param2 = <value>,
  )
  ( input wire clk, reset,
    input wire [<size>] input1, input2, ..., 
    output reg [<size>] output1, output2
);

localparam [<size_state>] // for 4 states : size_state = 1:0
  s0 = 0,
  s1 = 1,
  s2 = 2,
  ...;

  reg[<size_state>] state_reg, state_next;

// state register : state_reg
// This 'always block' contains sequential part and all the D-FF are
// included in this process. Hence, only 'clk' and 'reset' are
// required for this process.
always(posedge clk, posedge reset)
begin
  if (reset) begin
    state_reg <= s1;
  end
  else begin
    state_reg <= state_next;
  end
end

// next state logic and outputs
// This is combinational part of the sequential design,
// which contains the logic for next-state and outputs
// include all signals and input in sensitive-list except state_next
always @(input1, input2, ..., state_reg) begin
  state_next = state_reg; // default state_next
  // default outputs
  output1 = <value>;
  output2 = <value>;
  ...
  case (state_reg)
    s0 : begin
      if (<condition>) begin // if (input1 == 2'b01) then
        output1 = <value>;
        output2 = <value>;
        ...
      end
      state_next = s1;
    end
    else if <condition> begin // add all the required conditions
      ...
  end
endcase

(continues on next page)
```
FPGA designs with Verilog and SystemVerilog

7.6.2 Timed machine

Listing 7.10 contains timer related changes in Listing 7.9. See description of Listing 7.7 for more details.

Listing 7.10: Verilog template for timed Mealy FSM : combined ‘next_state’ and ‘output’ logic

```verilog
// mealy_timed_template.v
module mealy_timed_template #(
    param1 : <value>,
    param2 : <value>
) (
    input wire clk, reset,
    input wire [<size>] input1, input2, ...
    output reg [<size>] output1, output2
);

localparam [<size_state>] // for 4 states : size_state = 1:0
s0 = 0,
s1 = 1,
s2 = 2,
... ;

reg[<size_state>] state_reg, state_next;
```

(continues on next page)
// timer
localparam T1 = <value>;
localparam T2 = <value>;
localparam T3 = <value>;
...
reg [<size>] t; // <size> should be able to store max(T1, T2, T3)

// state register : state_reg
// This always-block contains sequential part and all the D-FF are
// included in this always-block. Hence, only 'clk' and 'reset' are
// required for this always-block.
always @(posedge clk, posedge reset) begin
    if (reset) begin
        state_reg <= s1;
    end
    else begin
        state_reg <= state_next;
    end
end

// timer
always @(posedge clk, posedge reset) begin
    if (reset) begin
        t <= 0;
    end
    else begin
        if state_reg != state_next then // state is changing
            t <= 0;
        else
            t <= t + 1;
    end
end

// next state logic and outputs
// This is combinational of the sequential design,
// which contains the logic for next-state and outputs
// include all signals and input in sensitive-list except state_next
always @(input1, input2, ..., state_reg) begin
    state_next = state_reg; // default state_next
    // default outputs
    output1 = <value>;
    output2 = <value>;
    ...
    case (state_reg )
        s0 : begin
            if ((<condition> & t >= T1-1) begin // if (input1 = '01') then
                output1 = <value>;
                output2 = <value>;
                ...
                state_next = s1;
            end
            else if ((<condition> & t >= T2-1) begin // add all the required conditionstions
                output1 = <value>;
                output2 = <value>;
                ...
                state_next = ...;
            end
            else begin // remain in current state
                output1 = <value>;
                output2 = <value>;
                ...
            end
        end

(continues on next page)
7.6.3 Recursive machine

Listing 7.11 contains recursive-design related changes in Listing 7.10. See description of Listing 7.8 for more details.

Listing 7.11: Verilog template for recursive Mealy FSM: combined ‘next_state’ and ‘output’ logic

```verilog
// mealy_recursive_template.v
module mealy_recursive_template is
  #( parameter
    param1 : <value>,
    param2 : <value>
  )
  ( input wire clk, reset,
    input wire [<size>] input1, input2, ..., 
    output reg [<size>] output1, output2, new_output1, new_output2 
);
localparam [<size_state>] // for 4 states : size_state = 1:0
s0 = 0,
s1 = 1,
s2 = 2,
... ;
  reg[<size_state>] state_reg, state_next;
// timer (optional)
localparam T1 = <value>;
localparam T2 = <value>;
localparam T3 = <value>;
... 
  reg [<size>] t; //<size> should be able to store max(T1, T2, T3)
```
FPGA designs with Verilog and SystemVerilog

// recursive: feedback register
reg [size> r1_reg, r1_next;
reg [size> r2_reg, r2_next;
...

// state register: state_reg
This process contains sequential part & all the D-FF are
included in this process. Hence, only 'clk' and 'reset' are
required for this process.
always(posedge clk, posedge reset)
begin
  if (reset) begin
    state_reg <= s1;
  end
  else begin
    state_reg <= state_next;
  end
end

// timer (optional)
always @(posedge clk, posedge reset) begin
  if (reset) begin
    t <= 0;
  end
  else begin
    if state_reg != state_next then // state is changing
      t <= 0;
    else
      t <= t + 1;
  end
end

// feedback registers: to feedback the outputs
always @(posedge clk, posedge reset) begin
  if (reset) begin
    r1_reg <= <initial_value>; 
    r2_reg <= <initial_value>;
    ...
  end
  else begin
    r1_reg <= r1_next;
    r2_reg <= r2_next;
    ...
  end
end

// next state logic and outputs
This is combinational of the sequential design,
which contains the logic for next-state and outputs
include all signals and input in sensitive-list except state_next
always @(input1, input2, ..., state_reg) begin
  state_next = state_reg; // default state_next
  // default outputs
  output1 = <value>;
  output2 = <value>;
  ...
  // default next-states
  r1_next = r1_reg;
  r2_next = r2_reg;
  ...

FPGA designs with Verilog and SystemVerilog

(continued from previous page)

```verilog
case (state_reg)
  s0 : begin
    if (condition & r1_reg == value & t >= T1-1) begin // if (input1 = 2'b01) then
      output1 = value;
      output2 = value;
      ... r1_next = value;
      r2_next = value;
      ... state_next = s1;
    end
    else if (condition & r2_reg == value & t >= T2-1) begin // add all the required
      --coditions
      output1 = value;
      output2 = value;
      ... r1_next = value;
      ... state_next = ...
    end
    else begin // remain in current state
      output1 = value;
      output2 = value;
      ... r2_next = value;
      ... state_next = s0;
    end
  end
  s1 : begin
    ...
  end
endcase

// optional D-FF to remove glitches
always @(posedge clk, posedge reset)
begin
  if (reset) begin
    new_output1 <= ... ;
    new_output2 <= ... ;
  end
  else begin
    new_output1 <= output1;
    new_output2 <= output2;
  end
end
endmodule
```

7.7 Examples

7.7.1 Regular Machine : Glitch-free Mealy and Moore design

In this section, a non-overlapping sequence detector is implemented to show the differences between Mealy and Moore machines. Listing 7.12 implements the ‘sequence detector’ which detects the sequence ‘110’; and corresponding state-diagrams are shown in Fig. 7.12 and Fig. 7.13. The RTL view generated by the listing is shown in Fig. 7.15, where two D-FF are added to remove the glitches from Moore and Mealy model. Also, in the figure, if we
click on the state machines, then we can see the implemented state-diagrams e.g., if we click on ‘state_reg_mealy’ then the state-diagram in Fig. 7.14 will be displayed, which is exactly same as Fig. 7.13.

Further, the testbench for the listing is shown in Listing 7.13, whose results are illustrated in Fig. 7.16. Please note the following points in Fig. 7.16,

- Mealy machines are asynchronous as the output changes as soon as the input changes. It does not wait for the next cycle.
- If the output of the Mealy machine is delayed, then glitch will be removed and the output will be same as the Moore output (Note that, there is no glitch in this system. This example shows how to implement the D-FF to remove glitch in the system (if exists)).
- Glitch-free Moore output is delayed by one clock cycle.
- If glitch is not a problem, then we should use Moore machine, because it is synchronous in nature. But, if glitch is problem and we do not want to delay the output then Mealy machines should be used.

Fig. 7.12: Non-overlap sequence detector ‘110’ : Moore design

Fig. 7.13: Non-overlap sequence detector ‘110’ : Mealy design

Fig. 7.14: State diagram generated by Quartus for Mealy machine in Listing 7.12

Listing 7.12: Glitch removal using D-FF

```verilog
// sequence_detector.v
// non-overlap detection : 110
module sequence_detector
(
  input wire clk, reset,
  input wire x,
  output wire z_mealy_glitch, z_moore_glitch,
  output reg z_mealy_glitch_free, z_moore_glitch_free
);
```

(continues on next page)
7.7. Examples

FPGA designs with Verilog and SystemVerilog

Fig. 7.15: RTL view generated by Listing 7.12

Fig. 7.16: Mealy and Moore machine output for Listing 7.13
localparam [1:0]
    zero_moore = 0,
one_moore = 1,
two_moore = 2,
three_moore = 3;

// size is [1:0] to store 4 states
reg[1:0] state_reg_moore, state_next_moore;

// Mealy
localparam [1:0]
    zero_mealy = 0,
one_mealy = 1,
two_mealy = 2,
three_mealy = 3;

// size is [1:0] to store 4 states
reg[1:0] state_reg_mealy, state_next_mealy;

reg z_moore, z_mealy;

always @(posedge clk, posedge reset) begin
    if (reset) begin
        state_reg_moore <= zero_moore;
        state_reg_mealy <= zero_mealy;
    end
    else begin
        state_reg_moore <= state_next_moore;
        state_reg_mealy <= state_next_mealy;
    end
end

// Moore
always @(state_reg_moore, x) begin
    z_moore = 1'b0;
    state_next_moore = state_reg_moore; // default 'next state' is 'current state'
case(state_reg_moore)
    zero_moore :
        if (x == 1'b1)
            state_next_moore = one_moore;
        one_moore : begin
            if (x == 1'b1)
                state_next_moore = two_moore;
            else
                state_next_moore = zero_moore;
        end
    two_moore :
        if (x == 1'b0)
            state_next_moore = three_moore;
    three_moore : begin
        z_moore = 1'b1;
        if (x == 1'b0)
            state_next_moore = zero_moore;
        else
            state_next_moore = one_moore;
    end
endcase
end

// Mealy
always @(state_reg_mealy, x) begin

FPGA designs with Verilog and SystemVerilog

(continued from previous page)

74 z_mealy = 1'b0;
75 state_next_mealy = state_reg_mealy; // default 'next state' is 'current state'
76 case (state_reg_mealy)
77    zero_mealy :
78      if (x == 1'b1)
79        state_next_mealy = one_mealy;
80      one_mealy :
81        if (x == 1'b1)
82          state_next_mealy = two_mealy;
83        else
84          state_next_mealy = zero_mealy;
85    two_mealy : begin
86      state_next_mealy = zero_mealy;
87      if (x == 1'b0)
88        z_mealy <= 1'b1;
89      else
90      state_next_mealy = two_mealy;
91    endcase
92 end
93
94 // D-FF to remove glitches
95 always @(posedge clk, posedge reset) begin
96 if (reset == 1'b1) begin
97    z_mealy_glitch_free <= 1'b0;
98    z_moore_glitch_free <= 1'b0;
99 end
100 else begin
101    z_mealy_glitch_free <= z_mealy;
102    z_moore_glitch_free <= z_moore;
103 end
104 end
105 assign z_mealy_glitch = z_mealy;
106 assign z_moore_glitch = z_moore;
107 endmodule

Listing 7.13: Testbench for Listing 7.12

-- sequence_detector_tb.vhd
1 library ieee;
2 use ieee.std_logic_1164.all;
3 entity sequence_detector_tb is
4   end sequence_detector_tb;
5 architecture arch of sequence_detector_tb is
6   constant T : time := 20 ps;
7   signal clk, reset : std_logic; -- input
8   signal x : std_logic;
9   signal z_moore_glitch, z_moore_glitch_free : std_logic;
10  signal z_mealy_glitch, z_mealy_glitch_free : std_logic;
11 begin
12  sequence_detector_unit : entity work.sequence_detector
13    port map (clk=>clk, reset=>reset, x=>x,
14     z_moore_glitch=>z_moore_glitch, z_moore_glitch_free => z_moore_glitch_free,
15      z_mealy_glitch=>z_mealy_glitch, z_mealy_glitch_free => z_mealy_glitch_free
16    )
17 end

(continues on next page)
FPGA designs with Verilog and SystemVerilog

7.7.2 Timed machine: programmable square wave

Listing 7.14 generates the square wave using Moore machine, whose ‘on’ and ‘off’ time is programmable (see Lines 6 and 7) according to state-diagram in Fig. 7.17. The simulation waveform of the listing are shown in Fig. 7.18.

![State diagram for programmable square-wave generator](image)

![Simulation waveform of Listing 7.14](image)

Listing 7.14: Square wave generator

```verilog
// square_wave_ex.vhd
module square_wave_ex
#( parameter
  N = 4, // Number of bits to represent the time
  on_time = 3’d5,
  off_time = 3’d3
)
(input wire clk, reset,
 output reg s_wave
);
localparam
  onState = 0,
  offState = 1;
reg state_reg, state_next;
reg[on-1:0] t = 0;
always @(posedge clk, posedge reset) begin
  if (state_reg == onState) begin
    t = t + 1;
    if (t == on_time) begin
      state_reg = offState;
      t = 0;
    end
  end else begin
    t = t + 1;
    if (t == off_time) begin
      state_reg = onState;
      t = 0;
    end
  end
end
```

(continues on next page)
FPGA designs with Verilog and SystemVerilog

(continued from previous page)

```verilog
if (reset == 1'b1)
    state_reg <= offState;
else
    state_reg <= state_next;
end

always @(posedge clk, posedge reset) begin
    if (state_reg !== state_next)
        t <= 0;
    else
        t <= t + 1;
end

always @(state_reg, t) begin
    case (state_reg)
        offState : begin
            s_wave = 1'b0;
            if (t == off_time - 1)
                state_next = onState;
            else
                state_next = offState;
        end
        onState : begin
            s_wave = 1'b1;
            if (t == on_time - 1)
                state_next = offState;
            else
                state_next = onState;
        end
    endcase
end
endmodule
```

7.7.3 Recursive Machine: Mod-m counter

Listing 7.15 implements the Mod-m counter using Moore machine, whose state-diagram is shown in Fig. 7.19. Machine is recursive because the output signal ‘count_moore_reg’ (Line 50) is used as input to the system (Line 32). The simulation waveform of the listing are shown in Fig. 7.20.

![State diagram for Mod-m counter](image1)

Fig. 7.19: State diagram for Mod-m counter

![Simulation waveform](image2)

Fig. 7.20: Simulation waveform of Listing 7.15

Note: It is not good to implement every design using FSM e.g. Listing 7.15 can be easily implement without FSM as shown in Listing 6.4. Please see the Section 7.8 for understand the correct usage of FSM design.

7.7. Examples
FPGA designs with Verilog and SystemVerilog

Listing 7.15: Mod-m Counter

```
// counterEx.v
// count upto M
module counterEx
#( parameter
    M = 6,
    N = 4 // N bits are required for M
)
(input wire clk, reset,
output wire out_moore);

localparam start_moore = 0,
count_moore = 1;
reg state_moore_reg, state_moore_next;
reg[N-1:0] count_moore_reg, count_moore_next;
always @(posedge clk, posedge reset) begin
    if (reset == 1'b1) begin
        state_moore_reg <= start_moore;
count_moore_reg <= 0;
    end
else begin
    state_moore_reg <= state_moore_next;
count_moore_reg <= count_moore_next;
end
end
always @(count_moore_reg, state_moore_reg) begin
    case (state_moore_reg)
    start_moore : begin
        count_moore_next = 0;
        state_moore_next = count_moore;
    end
    count_moore : begin
        count_moore_next = count_moore_reg + 1;
        if ((count_moore_reg + 1) == M - 1)
            state_moore_next = start_moore;
        else
            state_moore_next = count_moore;
    end
endcase
assign out_moore = count_moore_reg;
endmodule
```

7.8 When to use FSM design

We saw in previous sections that, once we have the state diagram for the FSM design, then the Verilog design is a straightforward process. But, it is important to understand the correct conditions for using the FSM, otherwise
the circuit will become complicated unnecessary.

- We should not use the FSM diagram, if there is only ‘one loop’ with ‘zero or one control input’. ‘Counter’ is a good example for this. A 10-bit counter has 10 states with no control input (i.e. it is free running counter). This can be easily implemented without using FSM as shown in Listing 6.3. If we implement it with FSM, then we need 10 states; and the code and corresponding design will become very large.
- If required, then FSM can be use for ‘one loop’ with ‘two or more control inputs’.
- FSM design should be used in the cases where there are very large number of loops (especially connected loops) along with two or more controlling inputs.

## 7.9 Conclusion

In this chapter, Mealy and Moore designs are discussed. Also, ‘edge detector’ is implemented using Mealy and Moore designs. This example shows that Mealy design requires fewer states than Moore design. Further, Mealy design generates the output tick as soon as the rising edge is detected; whereas Moore design generates the output tick after a delay of one clock cycle. Therefore, Mealy designs are preferred for synchronous designs.
Chapter 8

Design Examples

8.1 Introduction

In previous chapters, some simple designs were introduced e.g. mod-m counter and flip-flops etc. to introduce the Verilog programming. In this chapter various examples are added, which can be used to implement or emulate a system on the FPGA board.

All the design files are provided inside the ‘VerilogCodes’ folder inside the main project directory; which can be used to implement the design using some other software as well. Each section shows the list of Verilog-files required to implement the design in that section. Lastly, all designs are tested using Modelsim and on Altera-DE2 FPGA board. Set the desired design as ‘top-level entity’ to implement or simulate it.

8.2 Random number generator

In this section, random number generator is implemented using linear feedback shift register. Verilog files required for this example are listed below,

- rand_num_generator.v
- rand_num_generator_visualTest.v
- clockTick.v
- modMCounter.v

Note that, ‘clockTick.v’ and ‘modMCounter.v’ are discussed in Chapter Section 6.

8.2.1 Linear feedback shift register (LFSR)

Long LFSR can be used as ‘pseudo-random number generator’. These random numbers are generated based on initial values to LFSR. The sequences of random number can be predicted if the initial value is known. However, if LFSR is quite long (i.e. large number of initial values are possible), then the generated numbers can be considered as random numbers for practical purposes.

LFSR polynomial are written as $x^3 + x^2 + 1$, which indicates that the feedback is provided through output of ‘xor’ gate whose inputs are connected to positions 3, 2 and 0 of LFSR. Some of the polynomials are listed in Table 8.1.
Table 8.1: List of feedback polynomials

<table>
<thead>
<tr>
<th>Number of bits</th>
<th>Feedback polynomial</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>$x^3 + x^2 + 1$</td>
</tr>
<tr>
<td>4</td>
<td>$x^4 + x^3 + 1$</td>
</tr>
<tr>
<td>5</td>
<td>$x^5 + x^4 + 1$</td>
</tr>
<tr>
<td>6</td>
<td>$x^6 + x^5 + 1$</td>
</tr>
<tr>
<td>7</td>
<td>$x^7 + x^6 + 1$</td>
</tr>
<tr>
<td>9</td>
<td>$x^9 + x^3 + 1$</td>
</tr>
<tr>
<td>10</td>
<td>$x^{10} + x^7 + 1$</td>
</tr>
<tr>
<td>11</td>
<td>$x^{11} + x^9 + 1$</td>
</tr>
<tr>
<td>15</td>
<td>$x^{15} + x^{14} + 1$</td>
</tr>
<tr>
<td>17</td>
<td>$x^{17} + x^{14} + 1$</td>
</tr>
<tr>
<td>18</td>
<td>$x^{18} + x^{11} + 1$</td>
</tr>
</tbody>
</table>

Random numbers are generated using LFSR in Listing 8.1. The code implements the design for 3 bit LFSR, which can be modified for LFSR with higher number of bits as shown below.

**Explanation Listing 8.1**

The listing is currently set according to 3 bit LFSR i.e. $N = 3$ in Line 12. ‘$q$’ is the output of LFSR, which is random in nature. Lines 26-35 sets the initial value for LFSR to 1 during reset operations. Note that, LFSR can not have ‘0’ as initial values. Feedback polynomial is implemented at Line 43. Line 55 shifts the last $N$ bits (i.e. $N$ to 1) to the right by 1 bit and the $N^{th}$ bit is feed with ‘feedback_value’ and stored in ‘$r_{next}$’ signal. In next clock cycle, value of $r_{next}$ is assigned to $r_{reg}$ through Line 34. Lastly, the value $r_{reg}$ is available to output port from Line 56.

Simulation results are shown in Fig. **Fig. 8.1**. Here, we can see that total 7 different numbers are generated by LFSR, which can be seen between two cursors in the figure. Further, $q$ values are represented in ‘hexadecimal format’ which are same as $r_{reg}$ values in ‘binary format’.

**Note:** Note that, in Fig. **Fig. 8.1**, the generated sequence contains ‘8, C, 6, B, 5, 2 and 1’; and if we initialize the system with any of these values, outputs will contain same set of numbers again. If we initialize the system with ‘3’ (which is not the set), then the generate sequence will be entirely different.

Fig. 8.1: Random number generation with $N = 3$

To modify the feedback polynomial, first insert the correct number of bits (i.e. $N$) in Line 12. Next, modify the feedback_value at line 43, according to new value of ‘$N$’.

**Note:** Maximum-length for a polynomial is defined as $2^N - 1$, but not all the polynomials generate maximum length; e.g. $N = 5$ generates total 28 sequences (not 31) before repetition as shown in Fig. **Fig. 8.2**.

Listing 8.1: Random number generation with LFSR

```verilog
// rand_num_generator.v
// created by : Meher Krishna Patel
// date : 22-Dec-16
```
module rand_num_generator 
#( 
  parameter N = 3  
)  
( 
  input wire clk, reset,  
  output wire [N:0] q  
);  
reg [N:0] r_reg;  
wire [N:0] r_next;  
wire feedback_value; 
always @(posedge clk, posedge reset) 
begin  
  if (reset) 
    begin  
        // set initial value to 1  
        r_reg <= 1;  // use this or uncomment below two line  
        // r_reg[0] <= 1'b1; // 0th bit = 1  
        // r_reg[N:1] <= 0; // other bits are zero  
    end  
  else if (clk == 1'b1)  
    r_reg <= r_next;  
end  
  ///// N = 3  
  ///// Feedback polynomial : x^3 + x^2 + 1  
  ///// total sequences (maximum) : 2^3 - 1 = 7  
  ///// N = 4  
  ///// N = 5, maximum length = 28 (not 31)  
  ///// N = 9  
  //assign feedback_value = r_reg[9] ^ r_reg[5] ^ r_reg[0];  

8.2.2 Visual test

Listing 8.2 can be used to test the Listing 8.1 on the FPGA board. Here, 1 second clock pulse is used to visualize the output patterns. Please read Chapter Section 6 for better understanding of the listing. Note that, N = 3 is set in Line 13 according to Listing 8.1.

For displaying outputs on FPGA board, set reset to 1 and then to 0. Then LEDs will blink to display the generated bit patterns by LFSR; which are shown in Fig. Fig. 8.1.

Listing 8.2: Visual test : Random number generation with LFSR

```verilog
module rand_num_generator_visualTest
  #(parameter N = 3)
  (input wire CLOCK_50, reset,
   output wire [N:0] LEDR);

wire clk_Pulse1s;

// clock 1 s
clockTick #(N(50000000), N(26))
  clock_1s (.clk(CLOCK_50), .reset(reset), .clkPulse(clk_Pulse1s));

// rand_num_generator testing with 1 sec clock pulse
rand_num_generator rand_num_generator_1s
  ( .clk(clk_Pulse1s),
    .reset(reset),
    .q(LEDR)
  );
endmodule
```

8.3 Shift register

Shift register are the registers which are used to shift the stored bit in one or both directions. In this section, shift register is implemented which can be used for shifting data in both direction. Further it can be used as parallel to serial converter or serial to parallel converter. Verilog files required for this example are listed below,

- shift_register.v
- shift_register_visualTest.v
- clockTick.v
- modMCounter.v
- parallel_to_serial.v
• serial_to_parallel.v
• parallel_and_serial_top.v
• parallel_and_serial_top_visual.v

Note that, ‘clockTick.v’ and ‘modMCounter.v’ are discussed in Chapter Section 6.

8.3.1 Bidirectional shift register

Listing 8.3 implements the bidirectional shift register which is explained below,

Explanation Listing 8.3

In the listing, the ‘ctrl’ port is used for ‘shifting’, ‘loading’ and ‘reading’ data operation. Lines 28 clear the shift register during reset operation, otherwise go to the next state.

Lines 35-40 perform various operations based on ‘ctrl’ values. Note that, to perform right shift (Line 37), data is continuously provided from last port i.e. (data(N-1)); whereas for left shift (Line 38) data is provided from first port i.e. (data(0)).

Next, ctrl=‘00’ is provided for reading the data. It can be used for serial to parallel conversion i.e. when all the bits are shifted and register is full; then set ctrl to ‘00’ and read the data, after that set ctrl to ‘01’ or ‘10’ for getting next set of bits.

Similarly, for parallel to serial converter, first load the data using ctrl=‘11’; and then perform the shift operation until all the bits are read and then again load the data. Note that, in this case, last bit propagates (i.e. data(N-1) for right shift or data(0) for left shift) during shifting; which is actually designed for serial to parallel converter. But this will affect the working of parallel to serial converter, as we will set ctrl to ‘11’, when all the data is shifted, therefore all the register which were filled by values from last port, will be overwritten by the new parallel data.

Lastly, data is available on the output port ‘q_reg’ from Line 43. For, parallel to serial converter, use only one pin of ‘q_reg’ i.e. q_reg(0) for right shift or q(N-1) for left shift; whereas for serial to parallel conversion, complete ‘q_reg’ should be read.

Fig. Fig. 8.3 shows the shifting operation performed by the listing. Here first data (i.e. 00110000) is loaded with ctrl=‘11’. Then shifted to right after first cursor and later to the left i.e. after second cursor.

| Fig. 8.3: Right and left shifting operations |

Listing 8.3: Bidirectional shift register

1 // shift_register.v
2 // created by: Meher Krishna Patel
3 // date: 22-Dec-16
4 // Functionality:
5 // load data and shift it data to left and right
6 // parallel to serial conversion (i.e. first load, then shift)
7 // serial to parallel conversion (i.e. first shift, then read)
8 // inputs:
9 // ctrl : to load-data and shift operations (right and left shift)
10 // data : it is the data to be shifted
11 // q_reg : store the outputs
12 (continues on next page)
module shift_register
#
parameter N = 8
)
(
    input wire clk, reset,
    input wire [1:0] ctrl,
    input wire [N-1:0] data,
    output wire [N-1:0] q_reg
);

reg [N-1:0] s_reg, s_next;
always @(posedge clk, posedge reset)
begin
    if(reset)
    s_reg <= 0; // clear the content
    else if (clk == 1'b1)
    s_reg <= s_next; // otherwise save the next state
end
always @(ctrl, s_reg)
begin
    case (ctrl)
    0 : s_next = s_reg; // no operation (to read data for serial to parallel)
    1 : s_next = {data[N-1], s_reg[N-1:1]}; // right shift
    2 : s_next = {s_reg[N-2:0], data[0]}; // left shift
    3 : s_next = data; // load data (for parallel to serial)
endcase
end
assign q_reg = s_reg;
endmodule

Visual test

Listing 8.4 can be used to test the Listing 8.3 on the FPGA board. Here, 1 second clock pulse is used to visualize
the output patterns. Here, outputs (i.e. q_reg) are displayed on LEDR; whereas ‘shifting-control (i.e. ctrl)’ and
data-load (i.e. data) operations are performed using SW[16:15] and SW[7:0] respectively. Here, we can see the
shifting of LEDR pattern twoards right or left based on SW[16:15] combination. Please read Chapter Section 6
for better understanding of the listing.

Listing 8.4: Visual test : bidirectional shift register

module shift_register_visualTest
#
parameter N = 8
)
(
    input wire CLOCK_50, reset,
    input wire [16:0] SW,
    output wire [N-1:0] LEDR
);
wire clk_Pulse1s;
// clock 1 s
FPGA designs with Verilog and SystemVerilog

(continued from previous page)

clockTick #(.M(50000000), .N(26))
    
clock_1s (.clk(CLOCK_50), .reset(reset), .clkPulse(clk_Pulse1s));

// shift_register testing with 1 sec clock pulse
shift_register #(.N(26))
shift_register_1s ( 
    .clk(clk_Pulse1s), .reset(reset),
    .data(SW[N-1:0]), .ctrl(SW[16:15]),
    .q_reg(LED1)
);
endmodule

8.3.2 Parallel to serial converter

If data is loaded first (i.e. ctrl = ‘11’), and later shift operation is performed (i.e. ctrl = ‘01’ or ‘10’); then Listing 8.3 will work as ‘parallel to serial converter’. Listing 8.5 performs the conversion operation, which is tested in Section Section 8.3.4. Please read comments for further details.

Listing 8.5: Parallel to serial conversion

// parallel_to_serial.v
// Meher Krishna Patel
// Date : 26-July-17

module parallel_to_serial
#(
    parameter N = 8
) 
(
    input wire clk, reset,
    input wire [N-1:0] data_in, // parallel data
    output reg empty_tick, // for external control
    output reg data_out, // serial data
);

reg [N-1:0] data_reg, data_next;
reg [N-1:0] count_reg, count_next;
reg empty_reg, empty_next;

// conversion completed and ready for next data in register
always @(posedge clk)
    empty_tick = empty_reg;

// save initial and next value in register
always @(posedge clk, posedge reset)
if(reset) begin
    count_reg <= 0;
    empty_reg <= 1;
    data_reg <= 0;
end
else begin
    count_reg <= count_next;
    empty_reg <= empty_next;
    data_reg <= data_next;
end
end

(continues on next page)
always @* begin
    count_next = count_reg;
    empty_next = empty_reg;
    data_next = data_reg;
    // parallel_to_serial data
    data_out = data_reg[count_reg];
    // conversion completed, load the next data
    if (count_reg == N-1) begin
        count_next = 0; // restart count
        empty_next = 1;
        data_next = data_in; // load next data
    end
    else begin // else continue counting
        count_next = count_reg + 1;
        empty_next = 0;
    end
endmodule

8.3.3 Serial to parallel converter

If shifting is performed first (i.e., ctrl = ‘01’ or ‘10’), and later data is read (i.e., ctrl = ‘00’); then Listing 8.6 will work as ‘serial to parallel converter’. Listing 8.5 performs the conversion operation, which is tested in Section Section 8.3.4. Please read comments for further details.

Listing 8.6: Serial to parallel conversion

// serial_to_parallel.v
module serial_to_parallel
#(
    parameter N = 8
) (
    input wire clk, reset,
    input wire data_in, // serial data
    output wire full_tick, // for external control
    output reg [N-1:0] data_out // parallel data
);
reg [N-1:0] data_reg, data_next;
reg [N-1:0] count_reg, count_next;
reg full_reg, full_next;

// register is full i.e. parallel data is ready to read
assign full_tick = full_reg;

// save initial and next value in register
always @(posedge clk, posedge reset) begin
    if(reset) begin
        count_reg <= 0;
        full_reg <= 0;
        data_reg <= 0;
    end
    else begin
        count_next = count_reg;
        empty_next = empty_reg;
        data_next = data_reg;
        // parallel_to_serial data
        data_out = data_reg[count_reg];
        // conversion completed, load the next data
        if (count_reg == N-1) begin
            count_next = 0; // restart count
            empty_next = 1;
            data_next = data_in; // load next data
        end
        else begin // else continue counting
            count_next = count_reg + 1;
            empty_next = 0;
        end
    end
endmodule
FPGA designs with Verilog and SystemVerilog

8.3.4 Test for Parallel/Serial converters

Here, 4-bit count (i.e. parallel data) is generated using Mod-12 counter. This data is converted into serial data by Listing 8.5; and sent to Listing 8.6, where data is again converted into parallel and the result (i.e. count) is displayed at output as shown in Listing 8.7. The simulation results are shown in Fig. Fig. 8.5. Lastly, visual verification circuit is shown in Listing 8.8. Note that, empty_tick signal is used as clock for modMCounter (see red line in Fig. numref:fig_parallel_and_serial_design), so that next count will be available when previous conversion is completed. Please read comments for further details.

Fig. 8.4: RTL view of Listing 8.7

Listing 8.7: Test for Parallel/Serial converters (results are in Fig. Fig. 8.5)

1 // parallel_and_serial_top.v
2 // test parallel_to_serial.v and serial_to_parallel.v
3 // parallel data (i.e. count from modMCounter) is converted into
4 // serial data using parallel_to_serial.v then transmitted.
5 // Next, transmitted data is received at serial_to_parallel.v and

(continues on next page)
module parallel_and_serial_top(
    reset,
    clk, 
    out_count
);

input wire reset;
input wire clk;
output wire [3:0] out_count;
wire eclk;
wire [3:0] parallel_count;
wire serial_count;

modMCounter unit_counter(
    .clk(eclk),
    .reset(reset),
    .count(parallel_count));
defparam unit_counter.M = 12;
defparam unit_counter.N = 4;

parallel_to_serial unit_p_s(
    .clk(clk),
    .reset(reset),
    .data_in(parallel_count),
    .empty_tick(eclk),
    .data_out(serial_count));
defparam unit_p_s.N = 4;

serial_to_parallel unit_s_p(
    .clk(clk),
    .reset(reset),
    .data_in(serial_count),
    .data_out(out_count));
defparam unit_s_p.N = 4;

endmodule
8.4 Random access memory (RAM)

RAM is memory cells which are used to store or retrieve the data. Further, FPGA chips have separate RAM modules which can be used to design memories of different sizes and types, as shown in this section. Verilog files required for this example are listed below,

- single_port_RAM.v
- single_port_RAM_visualTest.v
- dual_port_RAM.v
- dual_port_RAM_visualTest.v

8.4.1 Single port RAM

Single port RAM has one input port (i.e. address line) which is used for both storing and retrieving the data, as shown in Fig. Fig. 8.6. Here ‘addr[1:0]’ port is used for both ‘read’ and ‘write’ operations. Listing 8.9 is used to generate this design.

Explanation Listing 8.9

In the listing port ‘addr’ (Line 23) is 2 bit wide as ‘addr_width’ is set to 2 (Line 17). Therefore, total ‘4 elements (i.e. 2^2)’ can be stored in the RAM. Further, ‘din’ port (Line 24) is 3 bit wide as ‘data_width’ is set to 3 (Line 18); which means the data should be 3 bit wide. In summary, current RAM-designs can store ‘4 elements’ in it and each elements should be 3-bit wide (see declaration at Line 28 as well).
FPGA designs with Verilog and SystemVerilog

Write enable (we) port should be high and low for storing and retrieving the data respectively. ‘din’ port is used to write the data in the memory; whereas ‘dout’ port is used for reading the data from the memory. In Lines 32-33, the write operation is performed on rising edge of the clock; whereas read operation is performed at Line 37.

Lastly, Fig. 8.7 shows the simulation results for the design. Here, ‘we’ is set to 1 after first cursor and the data is written at three different addresses (not 4). Next, ‘we’ is set to 0 after second cursor and read operations are performed for all addresses. Since, no values is stored for address ‘10’, therefore dout is displayed as ‘UUU’ for this address as shown after third cursor.

---

Fig. 8.6: RTL view : Single port RAM (Listing 8.9)

Fig. 8.7: Simulation results : Single port RAM (Listing 8.9)

Listing 8.9: Single port RAM

```verilog
// single_port_RAM.v
// created by : Meher Krishna Patel
// date : 26-Dec-16
// Functionality:
// store and retrieve data from single port RAM
// ports:
// we : write enable
// addr : input port for getting address
// din : input data to be stored in RAM
// data : output data read from RAM
// addr_width : total number of elements to store (put exact number)
// addr_bits : bits requires to store elements specified by addr_width
// data_width : number of bits in each elements

module single_port_RAM
#(
    parameter addr_width = 2,
    data_width = 3
)
(
    input wire clk,
    input wire we,
    input wire [addr_width-1:0] addr,
    input wire [data_width-1:0] din,
    output wire [data_width-1:0] dout
)
```
reg [data_width-1:0] ram_single_port[2**addr_width-1:0];
always @(posedge clk)
begin
    if (we == 1) // write data to address 'addr'
        ram_single_port[addr] <= din;
end
// read data from address 'addr'
assign dout = ram_single_port[addr];
endmodule

8.4.2 Visual test : single port RAM

Listing 8.10 can be use to test the Listing 8.9 on FPGA board. Different combination of switches can be used to store and retrieve the data from RAM. These data will be displayed on LEDs during read operations.

Listing 8.10: Visual test : single port RAM

module single_port_RAM_visualTest
#(
    parameter ADDR_WIDTH = 2,
    parameter DATA_WIDTH = 3
)
(
    input wire CLOCK_50,
    input wire [16:0] SW,
    output wire [DATA_WIDTH-1:0] LEDR
);

single_port_RAM single_port_RAM_test(
    .clk(CLOCK_50),
    .we(SW[16]),
    .addr(SW[15:14]),
    .din(SW[2:0]),
    .dout(LEDR)
);
endmodule
8.4.3 Dual port RAM

In single port RAM, the same ‘addr’ port is used for read and write operations; whereas in dual port RAM dedicated address lines are provided for read and write operations i.e. ‘addr_rd’ and ‘addr_wr’ respectively, as shown in Fig. 8.8. Also, the listing can be further modified to allow read and write operation through both the ports.

Listing 8.11 is used to implement Fig. 8.8, which is same as Listing 8.9 with three changes. First, two address ports are used at Line 25 (i.e. ‘addr_rd’ and ‘addr_wr’) instead of one. Next, ‘addr_wr’ is used to write the data at Line 35; whereas ‘addr_rd’ data is used to retrieve the data at Line 39. Hence, read and write operation can be performed simultaneously using these two address lines.

Fig. 8.9 shows the simulation results for dual port RAM. Here, on the first cursor, ‘011’ is written at address ‘01’. On next cursor, this value is read along with writing operation as location ‘10’. Lastly, last two cursor shows that if read and write operation is performed simultaneously on one address e.g. ‘01’, then new data will be available at ‘dout’ port after one clock cycle.
FPGA designs with Verilog and SystemVerilog

8.4. Random access memory (RAM)

8.4.4 Visual test: dual port RAM

Listing 8.12 can be use to test the Listing 8.11 on FPGA board. Different combination of switches can be used to store and retrieve the data from RAM. These data will be displayed on LEDs during read operations.

Listing 8.12: Visual test: dual port RAM

```verilog
// dual_port_RAM_visualTest.v
// created by: Meher Krishna Patel
// date: 26-Dec-16

// Functionality:
// store and retrieve data from single port RAM
// ports:
//   // Write Enable (we) : SW[16]
//   // Address (addr_wr) : SW[15-14]
//   // Address (addr_rd) : SW[13-12]
//   // din : SW[2:0]
//   // dout : LEDR

dual_port_RAM_visualTest #(
    parameter ADDR_WIDTH = 2,
    parameter DATA_WIDTH = 3
) (@
    input wire CLOCK_50,
    input wire [16:0] SW,
    output wire [DATA_WIDTH-1:0] LEDR
);

dual_port_RAM dual_port_RAM_test(
    .clk(CLOCK_50),
    .we(SW[16]),
    .addr_wr(SW[15:14]),
    .addr_rd(SW[13:12]),
    .dout(LEDR)
);
```
FPGA designs with Verilog and SystemVerilog

8.5 Read only memory (ROM)

ROMs are the devices which are used to store information permanently. In this section, ROM is implemented on FPGA to store the display-pattern for seven-segment device, which is explained in Section Section 6.5. Verilog files required for this example are listed below,

- ROM_sevenSegment.v
- ROM_sevenSegment_visualTest.v

8.5.1 ROM implementation using RAM (block ROM)

Listing 8.13 implements the ROM (Lines 27-47), which stores the seven-segment display pattern in it (Lines 30-45). Since the address width is 16 (Line 16), therefore total 16 values can be stored with different addresses (Lines 30-45). Further, 16 addresses can be represented by 4-bits, therefore ‘addr_bit’ is set to 4 at Line 17. Lastly, total 7 bits are required to represent the number in 7-segment-display, therefore ‘data_width’ is set to 7 at Line 18.

Listing 8.13: Seven segment display pattern stored in ROM

```verilog
module ROM_sevenSegment
#(
    parameter addr_width = 16, // store 16 elements
    addr_bits = 4, // required bits to store 16 elements
    data_width = 7 // each element has 7-bits
)
(
    input wire clk,
    input wire [addr_bits-1:0] addr,
    output reg [data_width-1:0] data // reg (not wire)
);

always @*
begin
    case(addr)
    4'b0000 : data = 7'b1000000; // 0
    4'b0001 : data = 7'b1111001; // 1
    4'b0010 : data = 7'b0100100; // 2
    4'b0011 : data = 7'b0110000; // 3
    endcase
end
```

(continues on next page)
8.5.2 Visual test

Listing 8.14 is provided the input ‘addr’ through switches ‘SW’ (Line 20) and then output from Listing 8.13 is received to signal ‘data’ (Lines 22-23); which is finally displayed on seven segment display devices (Line 27) and LEDs (Line 28). Here, we can see the switch value on the seven-segment display devices along with the ROM content on LEDs; e.g. if SW value is ‘011’ then ‘3’ will be displayed on seven-segment display and ‘0000110’ will be displayed on LEDs.

Listing 8.14: Display ROM data on seven segment display and LEDs

```verilog
module ROM_sevenSegment_visualTest
(
    input wire [3:0] SW,
    output wire [6:0] HEX0,
    output wire [6:0] LEDR
);

    // signal to store received data, so that it can be displayed on
    // two devices i.e. seven segment display and LEDs
    wire [6:0] data;

    // Functionality:
    // retrieve data from ROM and display on seven-segment device and LEDs
    // ports:
    // SW : address in binary format
    // HEX0 : display data on seven segment device
    // LEDR : display data on LEDs
    module ROM_sevenSegment_visualTest
    (   input wire [3:0] SW,
        output wire [6:0] HEX0,
        output wire [6:0] LEDR
    );

    // ROM_sevenSegment seven_segment_ROM(
    //     .addr(SW), .data(data)
    // );

    assign HEX0 = data; // display on seven segment devices
    assign LEDR = data; // display on LEDs

endmodule
```

8.5. Read only memory (ROM)
8.6 Queue with first-in first-out functionality

In this section, Queue is designed with first-in first-out functionality. Verilog files required for this example are listed below,

- queue.v
- queue_top.v
- clockTick.v
- modMCounter.v

Note that, ‘clockTick.v’ and ‘modMCounter.v’ are discussed in Chapter Section 6.

8.6.1 Queue design

Listing 8.15 is the Queue design, which is an example of circular queue. Here, two pointers i.e. Front and rear are used to track the status of the queue i.e. Full or Empty. If read-operation is performed and Front & Rear pointers are at same location, then queue is empty; whereas if write-operation is performed and Front & Rear pointers are at same location, then queue is full. Please read the comments for further details.

Listing 8.15: Queue design

```verilog
// queue.v

// queue with first-in first-out operation.

module queue
#(parameter data_width = 4, // number of bits in each data
     address_width = 4, // total addresses = 2^4
     max_data = 2**address_width // max_data = total_addresses
)

(input wire clk, reset,
 input wire read_cmd, write_cmd, // read and write command
 input wire [data_width-1:0] write_data, // write data to FIFO
 output reg [data_width-1:0] read_data, // read data from FIFO
 output wire full, // no space to write in FIFO
 output wire empty // nothing to read from FIFO
);

reg [data_width-1:0] queue_reg [max_data-1:0];
reg [address_width-1:0] front_reg, front_next; // pointer-front is for reading
reg [address_width-1:0] rear_reg, rear_next; // pointer-rear is for writing
reg full_reg, full_next;
reg empty_reg, empty_next;

assign full = full_reg;
assign empty = empty_reg;

wire write_enable; // enable if queue is not full
assign write_enable = write_cmd & ~full_reg;

always @(posedge clk) begin
    // if queue_reg is full, then data will not be written
    if (write_enable)
        queue_reg[rear_reg] <= write_data;
    if (read_cmd)
        read_data <= queue_reg[front_reg];
end

(continues on next page)
```
always @posedge clk, posedge reset) begin
  if (reset) begin
    empty_reg <= 1'b1; // empty : nothing to read
    full_reg <= 1'b0; // not full : data can be written
    front_reg <= 0;
    rear_reg <= 0;
  end
  else begin
    front_reg <= front_next;
    rear_reg <= rear_next;
    full_reg <= full_next;
    empty_reg <= empty_next;
  end
end

always @* begin
  front_next = front_reg;
  rear_next = rear_reg;
  full_next = full_reg;
  empty_next = empty_reg;
end

// no operation for {write_cmd, read_cmd} = 00

endmodule

8.6.2 Visual test

Listing 8.16 is the test circuit for Listing 8.15. Please read the comments for further details.
Listing 8.16: Visual test of Queue design

```verilog
// queue_top.v

// write the 'count' from 'modMCounter' to the queue.
// SW[0] : read operation
// LEDR[0] : queue empty
// SW[1] : write operation
// LEDR[1] : queue full

// Test:
// 1. Keep reset high, SW[1] low and SW[0] high till LEDR[0] glow, i.e.
// queue is empty now.
// 2. Now, keep SW[1] high, SW[0] low, then bring reset to low.
// 3. Now count will start and will be stored in the queue.
// 4. Bring the SW[1] to low again and see the count at
// that time (as count will continue to increase).
// 5. Now, set SW[0] high, and it will start the count from 0, to the count which was
// displayed in step 3; and after that LEDR[0] will glow again.
// 6. Next, bring SW[0] to low and SW[1] to high, and let it run.
// after 16 count (i.e. 2^address_width), the queue will be full and
// LED[1] will glow.

module queue_top(
    reset,
    CLOCK_50,
    SW,
    LEDG,
    LEDR
);

input wire reset;
input wire CLOCK_50;
input wire [1:0] SW;
output wire [3:0] LEDG;
output wire [17:0] LEDR;

wire clk1s;
wire [3:0] count;

assign LEDR[17:14] = count[3:0];

// clock 1 sec
clockTick unit_clkTick(
    .clk(CLOCK_50),
    .reset(reset),
    .clkPulse(clk1s));

defparam unit_clkTick.M = 50000000;
defparam unit_clkTick.N = 26;

// queue.v
queue unit_queue(
    .clk(clk1s),
    .reset(reset),
    .read_cmd(SW[0]),
    .write_cmd(SW[1]),
    .write_data(count),
    .full(LEDR[1]),
    .empty(LEDR[0]),
    .read_data(LEDG));
```

(continues on next page)
FPGA designs with Verilog and SystemVerilog

(continued from previous page)

```verilog

61  defparam unit_queue.address_width = 4;
62  defparam unit_queue.data_width = 4;
63  defparam unit_queue.max_data = 16;
64
65  // mod-12 counter
66  modMCounter unit_counter(
67    .clk(clk1s),
68    .reset(reset),
69    .count(count));
70  defparam unit_counter.M = 12;
71  defparam unit_counter.N = 4;
72
73
74  endmodule
```

8.6. Queue with first-in first-out functionality

108
Chapter 9

Testbenches

9.1 Introduction

In previous chapters, we generated the simulation waveforms using modelsim, by providing the input signal values manually; if the number of input signals are very large and/or we have to perform simulation several times, then this process can be quite complex, time consuming and irritating. Suppose input is of 10 bit, and we want to test all the possible values of input i.e. $2^{10} - 1$, then it is impossible to do it manually. In such cases, testbenches are very useful; also, the tested designs are more reliable and prefer by the clients as well. Further, with the help of testbenches, we can generate results in the form of csv (comma separated file), which can be used by other softwares for further analysis e.g. Python, Excel and Matlab etc.

Since testbenches are used for simulation purpose only (not for synthesis), therefore full range of Verilog constructs can be used e.g. keywords ‘for’, ‘display’ and ‘monitor’ etc. can be used for writing testbenches.

Important: Modelsim-project is created in this chapter for simulations, which allows the relative path to the files with respect to project directory as shown in Section 9.3.1. Simulation can be run without creating the project, but we need to provide the full path of the files as shown in Line 25 of Listing 9.4.

Lastly, mixed modeling is not supported by Altera-Modelsim-starter version, i.e. Verilog designs with VHDL and vice-versa can not be compiled in this version of Modelsim. For mixed modeling, we can use Active-HDL software as discussed in Chapter Section 2.

9.2 Testbench for combinational circuits

In this section, various testbenches for combinational circuits are shown, whereas testbenches for sequential circuits are discussed in next section. For simplicity of the codes and better understanding, a simple half adder circuit is tested using various simulation methods.

9.2.1 Half adder

Listing 9.1 shows the Verilog code for the half adder which is tested using different methods,

Listing 9.1: Half adder

```verilog
// half_adder.v

module half_adder

// (continues on next page)
```
FPGA designs with Verilog and SystemVerilog

9.3 Testbench with ‘initial block’

Note that, testbenches are written in separate Verilog files as shown in Listing 9.2. Simplest way to write a testbench, is to invoke the ‘design for testing’ in the testbench and provide all the input values inside the ‘initial block’, as explained below.

**Explanation Listing 9.2**

In this listing, a testbench with name ‘half_ADDER_tb’ is defined at Line 5. Note that, ports of the testbench is always empty i.e. no inputs or outputs are defined in the definition (see Line 5). Then 4 signals are defined i.e. a, b, sum and carry (Lines 7-8); these signals are then connected to actual half adder design using structural modeling (see Line 13). Lastly, different values are assigned to input signals e.g. ‘a’ and ‘b’ at lines 18 and 19 respectively.

**Note:** ‘Initial block’ is used at Line 15, which is executed only once, and terminated when the last line of the block executed i.e. Line 32. Hence, when we press run-all button in Fig. 9.1, then simulation terminated after 60 ns (i.e. does not run forever).

In Line 19, value of ‘b’ is 0, then it changes to ‘1’ at Line 23, after a delay of ‘period’ defined at Line 20. The value of period is ‘20 (Line 11) * timescale (Line 3) = 20 ns’. In this listing all the combinations of inputs are defined manually i.e. 00, 01, 10 and 11; and the results are shown in Fig. 9.1, also corresponding outputs i.e. sum and carry are shown in the figure.

**Note:** To generate the waveform, first compile the ‘half_ADDER.v and then ‘half_ADDER_tb.v’ (or compile both the file simultaneously). Then simulate the half_ADDER_tb.v file. Finally, click on ‘run all’ button (which will run the simulation to maximum time i.e. 80 ns) and then click then ‘zoom full’ button (to fit the waveform on the screen), as shown in Fig. 9.1.

Listing 9.2: Simple testbench for half adder

```verilog
// half_ADDER_tb.v
	`timescale 1 ns/10 ps // time-unit = 1 ns, precision = 10 ps

module half_ADDER_tb;

reg a, b;
wire sum, carry;

// duration for each bit = 20 * timescale = 20 * 1 ns = 20ns
localparam period = 20;

half_ADDER UUT (.a(a), .b(b), .sum(sum), .carry(carry));

initial // initial block executes only once
begin
```

(continues on next page)
Testbench with ‘always’ block

In Listing 9.3, ‘always’ statement is used in the testbench; which includes the input values along with the corresponding output values. If the specified outputs are not matched with the output generated by half-adder, then errors will be displayed.

Note:
- In the testbenches, the ‘always’ statement can be written with or without the sensitivity list as shown in Listing 9.3.
- Unlike ‘initial’ block, the ‘always’ block executes forever (if not terminated using ‘stop’ keyword). The statements inside the ‘always’ block execute sequentially; and after the execution of last statement, the execution begins again from the first statement of the ‘always’ block.

Explanation Listing 9.3

The listing is same as previous Listing 9.2, but ‘always block’ is used instead of ‘initial block’, therefore we can provide the sensitive list to the design (Line 28) and gain more control over the testing. A continuous clock is generated in Lines 19-26 by not defining the sensitive list to always-block (Line 19). This clock is used by Line 28. Also, some messages are also displayed if the outcome of the
design does not match with the desire outcomes (Lines 35-36). In this way, we can find errors just by reading the terminal (see Fig. 9.2), instead of visualizing the whole waveform, which can be very difficult if the results are too long (see Fig. 9.3). Also, Lines 35-36 can be added in ‘initial-block’ of :numref:`verilog_half_adder_tb_v` as well.

Listing 9.3: Testbench with procedural statement

```
// half_adder_procedural_tb.v

module half_adder_procedural_tb;

reg a, b;
wire sum, carry;

// duration for each bit = 20 * timescale = 20 * 1 ns = 20ns
localparam period = 20;

half_adder UUT (.a(a), .b(b), .sum(sum), .carry(carry));
reg clk;

// note that sensitive list is omitted in always block
// therefore always-block run forever
// clock period = 2 ns
always
begin
  clk = 1'b1;
  #20; // high for 20 * timescale = 20 ns
  clk = 1'b0;
  #20; // low for 20 * timescale = 20 ns
end
always @(posedge clk)
begin
  // values for a and b
  a = 0;
  b = 0;
  #period; // wait for period
  // display message if output not matched
  if(sum != 0 || carry != 0)
    $display("test failed for input combination 00");
  a = 0;
  b = 1;
  #period; // wait for period
  if(sum != 1 || carry != 0)
    $display("test failed for input combination 01");
  a = 1;
  b = 0;
  #period; // wait for period
  if(sum != 1 || carry != 0)
    $display("test failed for input combination 10");
  a = 1;
  b = 1;
  #period; // wait for period
  if(sum != 0 || carry != 1)
    $display("test failed for input combination 11");
```

(continues on next page)
FPGA designs with Verilog and SystemVerilog

56 a = 0;
57 b = 1;
58 #period; // wait for period
59 if(sum != 1 || carry != 1)
60 $display("test failed for input combination 01");
61 $stop; // end of simulation
62 end
63 endmodule

Fig. 9.2: Error generated by Listing 9.3

9.3.1 Read data from file

In this section, data is read from file ‘read_file_ex.txt’ and displayed in simulation results. Data stored in the file is shown in Fig. 9.4.

Fig. 9.4: Data in file ‘read_file_ex.txt’

Explanation Listing 9.4

In the listing, ‘integer i (Line 16)’ is used in the ‘for loop (Line 28)’ to read all the lines of file ‘read_file_ex.txt’. Data can be saved in ‘binary’ or ‘hexadecimal format’. Since data is saved in ‘binary format’, therefore ‘readmemb’ (Line 23) is used to read it. For ‘hexadecimal format’, we need to use keyword ‘readmemh’. Read comments for further details of the listing. Data read by the listing is displayed in Fig. 9.5.

Listing 9.4: Read data from file

1 // read_file_ex.v
2 // note that, we need to create Modelsim project to run this file,
3 // or provide full path to the input-file i.e. adder_data.txt
4 //timescale 1 ns/10 ps // time-unit = 1 ns, precision = 10 ps
5 module read_file_ex;

Fig. 9.3: Simulation results for Listing 9.3

9.3. Testbench with ‘initial block’
FPGA designs with Verilog and SystemVerilog

---

reg a, b;
// sum_expected, carry_expected are merged together for understanding
reg[1:0] sum_carry_expected;

// [3:0] = 4 bit data
// [0:5] = 6 rows in the file adder_data.txt
reg[3:0] read_data [0:5];
integer i;

initial
begin
// readmemb = read the binary values from the file
// other option is ‘readmemh’ for reading hex values
// create Modelsim project to use relative path with respect to project directory
$readmemb("input_output_files/adder_data.txt", read_data);
// or provide the complete path as below
// $readmemb("D:/Testbences/input_output_files/adder_data.txt", read_data);

// total number of lines in adder_data.txt = 6
for (i=0; i<6; i=i+1)
begin
// 0_1_0_1 and 0101 are read in the same way, i.e.
//a=0, b=1, sum_expected=0, carry_expected=0 for above line;
// but use of underscore makes the values more readable.
{a, b, sum_carry_expected} = read_data[i]; // use this or below
// {a, b, sum_carry_expected[0], sum_carry_expected[1]} = read_data[i];
#20; // wait for 20 clock cycle
end
end
endmodule

---

9.3.2 Write data to file

In this part, different types of values are defined in Listing 9.5 and then stored in the file.

Explanation Listing 9.5

To write the data to the file, first we need to define an ‘integer’ as shown in Line 14, which will work as buffer for open-file (see Line 28). Then data is written in the files using ‘fdisplay’ command, and rest of the code is same as Listing 9.4.

Listing 9.5: Write data to file

```verbatim
// write_file_ex.v

// note that, we need to create Modelsim project to run this file,
// or provide full path to the input-file i.e. adder_data.txt
	timescale 1 ns/10 ps // time-unit = 1 ns, precision = 10 ps
```

(continues on next page)
module write_file_ex;

reg a, b, sum_expected, carry_expected;

// [3:0] = 4 bit data
// [0:5] = 6 rows in the file adder_data.txt
reg[3:0] read_data [0:5];

integer write_data;
integer i;

initial
begin

// readmemb = read the binary values from the file
// other option is 'readmemh' for reading hex values
$readmemb("input_output_files/adder_data.txt", read_data);

// or provide the complete path as below
// $readmemb("D:/Testbences/input_output_files/adder_data.txt", read_data);

// write data : provide full path or create project as above
write_data = $fopen("input_output_files/write_file_ex.txt");

for (i=0; i<6; i=i+1)
begin

{a, b, sum_expected, carry_expected} = read_data[i];

#20;

// write data to file using 'fdisplay'
$display(write_data, "%b_%b_%b_%b", a, b, sum_expected, carry_expected);
end

$fclose(write_data); // close the file
end
endmodule

Fig. 9.6: Data in file 'write_file_ex.txt'

9.4 Testbench for sequential designs

In previous sections, we read the lines from one file and then saved those line in other file using ‘for loop’. Also, we saw use of ‘initial’ and ‘always’ blocks. In this section, we will combine all the techniques together to save the results of Mod-M counter, which is an example of ‘sequential design’. The Mod-m counter is discussed in Listing 6.4. Testbench for this listing is shown in Listing 9.6 and the waveforms are illustrated in Fig. 9.7.

Explanation Listing 9.6

In the testbench following operations are performed,

- Simulation data is saved on the terminal and saved in a file. Note that, ‘monitor/fmonitor’
keyword can be used in the ‘initial’ block, which can track the changes in the signals as shown in Lines 98-108 and the output is shown in Fig. 9.8. In the figure we can see that the ‘error’ message is displayed two time (but the error is at one place only), as ‘monitor’ command checks for the transition in the signal as well.

• If we want to track only final results, then ‘display/fdisplay’ command can be used inside the always block as shown in Lines 110-124 (Uncomment these lines and comment Lines 98-108). Output is show in Fig. 9.9. Note that, it is very easy to look for errors in the terminal/csv file as compare to finding it in the waveforms.

• Simulation is stopped after a fixed number of clock-cycle using ‘if statement’ at Line 76-84. This method can be extended to stop the simulation after certain condition is reached.

Note: Notice the use of ‘negedge’ in the code at Lines 89 and 117, to compare the result saved in file ‘mod_m_counter_desired.txt’ (Fig. 9.10) with result obtained by ‘modMCounter.v’ (Line 32). For more details, please read the comments in the code.

Fig. 9.7: Waveform for Listing 9.6

Fig. 9.8: Data displayed using ‘initial block’ and ‘monitor’ (Lines 98-108 of Listing 9.6)
FPGA designs with Verilog and SystemVerilog

9.4. Testbench for sequential designs

<table>
<thead>
<tr>
<th>time</th>
<th>desired_count</th>
<th>count</th>
<th>complete_tick</th>
<th>error_msg</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>60</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>2</td>
<td>2</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>140</td>
<td>3</td>
<td>3</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>180</td>
<td>4</td>
<td>4</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>220</td>
<td>5</td>
<td>5</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>260</td>
<td>6</td>
<td>6</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>300</td>
<td>7</td>
<td>7</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>340</td>
<td>8</td>
<td>8</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>380</td>
<td>9</td>
<td>9</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>420</td>
<td>1</td>
<td>a</td>
<td>0</td>
<td>error</td>
</tr>
<tr>
<td>460</td>
<td>11</td>
<td>b</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 9.9: Data saved in .csv file using ‘always block’ and ‘fdisplay’ (Lines 110-124 of Listing 9.6)

Fig. 9.10: Content of file ‘mod_m_counter_desired.txt’
# Listing 9.6: Save data of simulation

```verilog
// modMCounter_tb.v

// note that the counter starts the count from 1 after reset (not from 0),
// therefore file "mod_m_counter_desired.txt" starts with 1 (not from 0),
// also one entry in the file is incorrect i.e. Line 10, where 'I' is written
// instead of 'a'.

//timescale 1 ns/10 ps // time-unit = 1 ns, precision = 10 ps
module modMCounter_tb;

localparam M = 12, N=4, period=20;

reg clk, reset;
wire complete_tick;

// desired_count is read from file
// count is count provided by modMCounter.v
wire[N-1:0] count;
reg[N-1:0] desired_count;

reg[39:0] error_msg; // message = error

// [3:0] = 4 bit data
// [0:M-1] = 12 rows in the file mod_m_counter_desired.txt
reg[3:0] read_data [0:M-1];

integer counter_data; // for saving counter-data on file
integer i = 0, j = 0, total_cycle = M; // used for ending the simulation after M cycle

// unit under test
modMCounter #(.M(M), .N(N)) UUT (.clk(clk), .reset(reset), .complete_tick(complete_tick), .
→count(count));

// read the data from file
always @(posedge clk)
beg
$readmemh("input_output_files/mod_m_counter_desired.txt", read_data);
if (reset)
desired_count = 0;
else
begin
desired_count = read_data[j];
j = j+1;
end
end

// open csv-file for writing
initial
begin
counter_data = $fopen("input_output_files/counter_output.csv"); // open file
end

// note that sensitive list is omitted in always block
// therefore always-block run forever
// clock period = 2 ns
always
begin
clk = 1'b1;
end
```

(continues on next page)
FPGA designs with Verilog and SystemVerilog

```verilog
#20; // high for 20 * timescale = 20 ns
clk = 1'b0;
#20; // low for 20 * timescale = 20 ns
end

// reset
initial
begin
  reset = 1;
  #(period);
  reset = 0;
end

// stop the simulation total_cycle and close the file
// i.e. store only total_cycle values in file
always @(posedge clk)
begin
  if (total_cycle == i)
    begin
      $stop;
      $fclose(counter_data); // close the file
    end
  i = i+1;
end

// note that, the comparison is made at negative edge,
// when all the transition are settled.
// if we use 'posedge', then result will not be in correct form
always @(negedge clk)
begin
  if (desired_count == count)
    error_msg = " ";
  else
    error_msg = "error";
end

// print the values on terminal and file
initial
begin
  // write on terminal
  $display(" time, desired_count, count, complete_tick, error_msg");
  // monitors checks and print the transitions
  $monitor("%d, %10b, %7x, %5b, %15s", $time, desired_count, count, complete_tick, error_msg);

  // write on the file
  $display(counter_data, "time, desired_count, count, complete_tick, error_msg");
  $monitor(counter_data, "%d,%b,%x,%b,%s", $time, desired_count, count, complete_tick, error_msg);
end

// print the values on terminal and file
// // header line
// initial
// begin
// $display(counter_data,"time,desired_count,count,complete_tick,error_msg");
// end
// // negative edge is used here, as error values are updated on negedge
// always @(negedge clk)
```

(continues on next page)
In this chapter, we learn to write testbenches with different styles for combinational circuits and sequential circuits. We saw the methods by which inputs can be read from the file and the outputs can be written in the file. Simulation results and expected results are compared and saved in the csv file and displayed as simulation waveforms; which demonstrated that locating the errors in csv files is easier than the simulation waveforms.
Chapter 10

SystemVerilog for synthesis

10.1 Introduction

In this chapter, we will convert some of the Verilog code into SystemVerilog code. Then, from next chapter, we will see various features of SystemVerilog.

Warning:

- We used Vivado for simulation of SystemVerilog codes, as free version of Modelsim (which is available with Quartus) can not simulate all the SystemVerilog features.

In Vivado, do following after making the changes in the code (otherwise changes may not be shown in the simulation),

- Close the previous simulation
- Then, right click on the ‘Run simulation->Reset Behaviour simulation’
- Then, run the Behaviour-simulation again

10.2 Verilog, VHDL and SystemVerilog

Both Verilog and VHDL languages have their own advantages. Note that, the codes of this tutorial are implemented using VHDL in the other tutorial ‘FPGA designs with VHDL’ which is available on the website. If we compare the Verilog language with the VHDL language, we can observe the following things,

- Verilog has a very limited set of keywords; but we can implement all the VHDL designs using Verilog.
- Verilog codes are smaller as compare to VHDL codes.
- VHDL is strongly typed language, therefore lots of conversions may require in it, which make the codes more complex than the Verilog codes. Also due to this reason, it may take more time to write the VHDL codes than the Verilog codes.
- The general purpose ‘always’ block’ of Verilog needs to be used very carefully. It is the designer’s responsibility to use it correctly, as Verilog does not provide any option to check the rules. Any misuse of ‘always’ block will result in different ‘simulation’ and ‘synthesis’ results, which is very hard to debug. Whereas the behavior of VHDL is accurate, i.e. there is no ambiguity between the simulation and synthesize results.
- The user-defined type (enumerated type) can not be defined in Verilog, which is a very handy tool in VHDL for designing the FSM.

The SystemVerilog language is the superset of Verilog and contains various features of other programming language i.e. C (structure, and typedef), C++ (class and object) and VHDL (enumerated data type, continue and break statements). Most importantly, it replaces the general purpose ‘always’ block with three different blocks i.e. ‘always_ff’, ‘always_comb’ and ‘always_latch’, which remove the Verilog’s ambiguity between simulation and synthesis results. Also, the compiler can catch the error if these new always-blocks are not implemented according
to predefined rules. In this chapter, we will reimplement the some of the designs of previous chapters using SystemVerilog to learn and compare the SystemVerilog with Verilog.

**Note:** SystemVerilog is a vast language with several complex features. For example, it has the object oriented programming features (i.e. class and objects), interfaces and structures etc. Similar to other programming languages (e.g. C, C++ and Python), usage of these features requires proper planning and methodology, otherwise these features can harm more than their advantages.

In this tutorial, we have the following aims regarding the use of SystemVerilog to enhance the capabilities of Verilog language,

- Use of new ‘always blocks’ of SystemVerilog to remove the ambiguities between the simulation and the synthesis results.
- Use of ‘enumerated data type’ to write more readable and manageable FSM designs.
- In this tutorial, we will not use the various important SystemVerilog features like packages, interface and structure etc. in the designs, which are related to managing the large designs and require proper planning for implementation.

## 10.3 ‘logic’ data type

In previous chapters, we saw that the ‘reg’ data type (i.e. variable type) can not used outside the ‘always’ block, whereas the ‘wire’ data type (i.e. net type) can not be used inside the ‘always’ block. This problem can be resolved by using the new data type provided by the SystemVerilog i.e. ‘logic’.

**Note:** Please note the following point regarding ‘logic’,

- ‘logic’ and ‘reg’ can be used interchangeably.
- Multiple drivers can not be assigned to ‘logic’ data type i.e. values to a variable can not be assigned through two different places.
- Multiple-driver logic need to be implemented using net type e.g. ‘wire’, ‘wand’ and ‘wor’, which has the capability of resolving the multiple drivers. Since, we did not use the ‘wire’ to drive the multiple-driver logic in this tutorial, therefore ‘wire’ can also be replace by ‘logic’.
- **Listing 2.6** is reimplemented in **Listing 10.1**, where both ‘wire’ and ‘reg’ are replaced with ‘logic’ keyword.

```
// comparator2BitProcedure.sv
// Meher Krishna Patel
// Date : 04-Sep-17

module comparator2BitProcedure ( input logic[1:0] a, b,
    output logic eq );

always @(a,b) begin
    if (a[0]==b[0] && a[1]==b[1])
        eq = 1;
    else
        eq = 0;
end
endmodule
```

**Listing 10.1:** Two bit comparator
10.4 Specialized ‘always’ blocks

In Section 4.2, we saw that a sequential design contains two parts i.e. ‘combination logic’ and ‘sequential logic’. The general purpose ‘always’ block is not intuitive enough to understand the type of logic implemented by it. Also, the synthesis tool has to spend the time to infer the type of logic the design intended to implement. Further, if we forgot to define all the outputs inside all the states of a combination logic, then a latch will be inferred and there is no way to detect this type of errors in Verilog. To remove these problems, three different types of ‘always’ blocks are introduced in SystemVerilog, i.e. ‘always_ff’, ‘always_comb’ and ‘always_latch’, which are discussed below.

10.4.1 ‘always_comb’

The ‘always_comb’ block represents that the block should be implemented by using ‘combinational logic’; and there is no need to define the sensitivity list for this block, as it will be done by the software itself. In this way SystemVerilog ensures that all the software tools will infer the same sensitivity list. The example of the ‘always_comb’ block is shown in Listing 10.2.

Listing 10.2: ‘always_comb’ example

```verilog
module always_comb_ex
    (input logic a, b,
     output logic y, z);
always_comb begin
    if (a > b) begin
        y = 1;
        z = 0;
    end
    else if (a < b) begin
        y = 0;
        z = 1;
    end
    else begin
        y = 1;
        z = 1;
    end
endmodule
```

Further, if the design can not be implemented by ‘pure combinational’ logic, then the compiler will generate the error as shown in Listing 10.3. In this listing, we commented the Line 18 and Lines 21-24. In this case, a latch will be inferred (see comments), therefore error will be reported as shown in Lines 8-9. Also, the information about the latch will be displayed by the software as shown in Lines 10-11.

Listing 10.3: Error for incomplete list of outputs in ‘always_comb’ block

```verilog
module always_comb_error_ex
    (input logic a, b,
     output logic y, z);
always_comb begin
    if (a > b) begin
        y = 1;
        z = 0;
    end
    else if (a < b) begin
        y = 0;
        z = 1;
    end
    else begin
        y = 1;
        z = 1;
    end
end
endmodule
```

(continues on next page)
10.4.2 ‘always_latch’

In Listing 10.3, we saw that the implementation of the logic need a ‘latch’, therefore we can replace the ‘always_comb’ with ‘always_latch’ as done in Line of Listing 10.4 and the code will work fine. Similar to the ‘always_comb’, the ‘always_latch’ does not need the sensitive list.

Listing 10.4: ‘always_latch’ example

```verilog
// always_latch_ex.sv
module always_latch_ex
  (input logic a, b,
   output logic y, z);

always_latch begin
  if (a > b) begin
    y = 1;
    z = 0;
  end
  else if (a < b) begin
    // y = 0; // missing output will create latch
    z = 1;
  end
  // else begin // missing 'else' block will create latch
  // y = 1;
  // z = 1;
  // end
end
endmodule
```

Similarly, the Listing 10.2 was implemented using pure combination logic. If we change the ‘always_comb’ with ‘always_logic’ in that listing, then error will be reported as no ‘latch’ is required for this design as shown in Lines 8-9 of Listing 10.5.
FPGA designs with Verilog and SystemVerilog

Listing 10.5: Error for latch logic as the design can be implemented using pure combination logic

```verilog
module always_latch_error_ex
(input logic a, b,
 output logic y, z);

// Error (10165): SystemVerilog RTL Coding error at always_latch_error_ex.sv(11):
// always_latch construct does not infer latched logic
always_latch begin
  if (a > b) begin
    y = 1;
    z = 0;
  end
  else if (a < b) begin
    y = 0; // missing output will create latch
    z = 1;
  end
  else begin // missing 'else' block will create latch
    y = 1;
    z = 1;
  end
end
endmodule
```

10.4.3 ‘always_ff’

The ‘always_ff’ will result in ‘sequential logic’ as shown in Listing 10.6. Also, we need to define the sensitivity list for this block. Further, do not forget to use ‘posedge’ or ‘negedge’ in the sensitive list of the ‘always_ff’ block, otherwise the ‘D-FF’ will not be inferred.

Listing 10.6: Sequential logic

```verilog
module always_ff_ex
(input logic clk, reset,
 output logic y, z);

always_ff @(posedge clk, posedge reset) begin
  if (reset) begin
    y <= 0;
    z <= 0;
  end
  else begin
    y <= 1;
    z <= 1;
  end
end
endmodule
```

10.4. Specialized ‘always’ blocks
10.5 User define types

Unlike VHDL, the Verilog does not have the userdefined variables, which is a very handy tool in VHDL. Hence, we need to define states-types and states as ‘localparam’ and ‘reg’ respectively, as shown in Listing 7.12. SystemVerilog adds two more functionalities, i.e. ‘enum’ and ‘typedef’, which can be used to define the ‘user-defined (i.e. typedef) enumerated (i.e. enum) type’. In this section, we will learn these two keywords with an example.

10.5.1 ‘typedef’

The keyword ‘typedef’ is similar to typedef-keyword in C. The ‘typedef’ is used to create the ‘user-defined datatype’, as shown in Listing 10.7.

Listing 10.7: ‘typedef’ example

typedef logic [31:0] new_bus; // create a new variable ‘new_bus’ of size 32
new_bus data_bus, address_bus; // two variables of new data type ‘new_bus’

10.5.2 ‘enum’

The ‘enum’ is used to define the ‘abstract variable’ which can have a specific set of values, as shown below. Note that if the type is not defined in ‘enum’ then the type will be set as ‘integer’ by default, which may use extra memory unnecessarily. For example in Listing 10.8, the variable ‘num_word1’ has only 3 possible values, but it size is 32 bit (by default); therefore it is wise to define the type of enum as well, as done for the variable ‘new_word2’ in the listing.

Listing 10.8: ‘enum’ example

// default type is integer i.e. new_word1 will have the size of 32 bit
enum {one, two, three} num_word1; // variable num_word1 can have only three types of values
num_word1 = one; // assign one to num_word1

// size of new_word2 is 2-bits
enum logic [1:0] {seven, eight, nine} new_word2
new_word2 = seven

10.5.3 Example

In this tutorial, we will use the user-defined type for creating the states of the FSM. For this, we have to use both the keywords together, i.e. ‘typedef’ and ‘enum’ as shown in Listing 10.9. In this listing, the Listing 7.14 is reimplemented using SystemVerilog. The simulation result of the listing is the same as the Fig. Fig. 7.18.

Listing 10.9: FSM using ‘typedef’ and ‘enum’

module enum_typedef_example
#( parameter
    N = 4, // Number of bits to represent the time
    on_time = 3’d5,
    off_time = 3’d3
)

(input logic clk, reset,
output logic s_wave
);
14 // use below line for more than two states, and change
15 // [1:0] to desired size e.g if state_t has 12 values then
16 // use [3:0] etc.
17 typedef enum logic[1:0] {onState, offState} state_t;
18 typedef enum logic {onState, offState} state_t;
19 state_t state_reg, state_next;
20
21 logic [N-1:0] t = 0;
22
23 always_ff @(posedge clk, posedge reset) begin
24 if (reset == 1'b1)
25 state_reg <= offState;
26 else
27 state_reg <= state_next;
28 end
29
30 always_ff @(posedge clk, posedge reset) begin
31 if (state_reg != state_next)
32 t <= 0;
33 else
34 t <= t + 1;
35 end
36
37 always_comb begin
38 case (state_reg)
39 offState : begin
40 s_wave = 1'b0;
41 if (t == off_time - 1)
42 state_next = onState;
43 else
44 state_next = offState;
45 end
46 onState : begin
47 s_wave = 1'b1;
48 if (t == on_time - 1)
49 state_next = offState;
50 else
51 state_next = onState;
52 end
53 endcase
54 end
55 endmodule

10.6 Conclusion

In this chapter, we discussed of the synthesis-related-features of SystemVerilog which can be used to remove the risk of errors in Verilog. Further, we learn the user-defined types which makes the SystemVerilog codes more readable than the Verilog codes. Also, we learn the ‘logic’ datatype which can used in place of ‘reg’ and ‘wire’. Further, we did not use the various features of SystemVerilog like packages, interface and structure etc. in the designs, which are related to managing the large designs.
Chapter 11

Packages

11.1 Introduction

In this chapter, we will see various features of SystemVerilog which is available for packages. We will see following synthesizable-features of SystemVerilog,

- Packages : similar to packages in VHDL
- typedef : it is used to create the user-defined types
- struct : similar to ‘structure’ in C/C++

Also, following are the synthesizable constructs which can be used in Packages,

- typedef
- struct
- import
- task
- functions
- const
- parameter, localparameter

11.2 Creating packages

In Listing 11.1, a package ‘my_package’ is created in the file ‘my_package.sv’.

Listing 11.1: package ‘my_package’

```verilog
// my_package.sv

package my_package; // package name

parameter initial_value = 1; // initial value
typedef enum {ADD, SUB} op_list; // list of operations

typedef struct{
    logic [4:0] a, b; // for input
    logic [9:0] m; // for output : store multiplication result
} port_t;

endpackage
```
11.3 Import package

Package can be imported in following ways. The first three methods of import are shown in Listing 11.2 and the simulation results are shown in Fig. 11.1.

- Wild card import using * (Line 4)
- Import specific item using ‘import’ and ‘scope-resolution-operator ::’ (Line 7)
- Direct import using :: (Line 11)
- Import using ‘include’ (discussed in Section 11.4)

Note:
- Wildcard import does not import items but adds the package into the path.
- Importing the ‘enum-definition’ will not import it’s labels e.g. ‘import op_list’ will not import ‘ADD’ and ‘SUB’.

Listing 11.2: import package ‘my_package’

```
// use_package.sv

// import method 1 : import everything from my_package
// import my_package::*;

// import method 2 : import individual value from package
import my_package::initial_value; // import 'initial_value' from my_package

module use_package(
    input logic clk,
    input my_package::port_t D, // import port_t from my_package
    output logic[5:0] s
);

always_ff @(posedge clk) begin
    s = D.a + D.b + initial_value;
    D.m = D.a * D.b;
end
endmodule
```

Fig. 11.1: Simulation results of Listing 11.2
11.4 Package with conditional compilation

In this section, we will create a testbench for ‘my_package.sv’ file; and use the keyword ‘include’ to use the package in it.

11.4.1 Modify my_package.sv

- In Listing 11.3, the wildcard import statement is added at the Line 17, which is not the part of the package ‘my_package’.
- To import the Line 17, we need to use ‘include’ directive in the code as shown in Line 3 of Listing 11.4.
- Lines 3-4 and 19 are the statement for conditional compilation. In the other words, if the ‘my_package.sv’ is not compiled/imported, then it will be compiled/imported.

Note: Since, directive ‘include’ is not used in Listing 11.2 therefore Line 17 of Listing 11.3 will not be executed in Listing 11.2, therefore we need to use the package-name to import items e.g. my_package::port_t etc.

```verilog
// my_package.sv
ifndef MYPACKAGE_DONE
  `define MYPACKAGE_DONE
  package my_package; // package name
  parameter initial_value = 1; // initial value
  typedef enum {ADD, SUB} op_list; // list of operations
  typedef struct{
    logic [4:0] a, b; // for input
    logic [9:0] m; // for output: store multiplication result
  } port_t;
  endpackage
  // import package in the design
  import my_package::*;
`endif
```

11.4.2 Testbench

Listing 11.4 is the testbench for Listing 11.2. The results are shown in Fig. 11.2.

Note:
- ‘timescale 1ns/10ps directive can be used in SystemVerilog.
- Also, we can further split ‘timescale directive in SystemVerilog as below,

```verilog
timeunit 1ns;
timeprecision 10ps;
```
- Lastly, if we defined the time-parameters in ‘package’ and ‘design-file’, then ‘design-file parameters’ will override the ‘package-parameters’. 
Listing 11.4: Testbench

```verilog
// use_package_tb.sv

`include "my_package.sv"

module use_package_tb;

logic clk = 0; // initialize clock with 0
port_t D; // import port_t from my_package
logic[5:0] sum;

use_package uut (   
 .clk(clk),     
 .D(D),        
 .s(sum)  
);

always #10  
  clk = ~clk;

initial begin  
  @(negedge clk)  
  D.a = 6;  
  D.b = 5;  
end

endmodule
```

Fig. 11.2: Simulation results of Listing 11.4
Chapter 12

Interface

12.1 Introduction

The interface allows to create a group of signals, which can be used as ports in designs.

12.2 Define and use interface

- In Listing 12.1, an interface is defined in Lines 3-9, which contains signals a, b, c and c_2 in it. Then, in module or_ex, these signals are used as shown in Lines 19-20 and 22. The simulation results are shown in Fig. 12.1.

Listing 12.1: Define and use interface

```
// interface_ex.sv
interface logic_gate_if;
logic[3:0] a, b;
logic[5:0] c;
logic[5:0] c_2; // increment c by 2
endinterface

module or_ex(
  input logic[3:0] a, b,
  output logic[5:0] sum, sum_new
);
logic_gate_if lg (); // import all signals from interface
assign lg.a = a;
assign lg.b = b;
assign sum = a+b;
assign sum_new = lg.a + lg.b + 2; // increment sum by 2
endmodule
```

- Also, we can perform some assignments in the the interfaces as shown in Lines 9-10 of Listing 12.2. Also, these newly assigned values are assigned to output at Lines 23-24. The simulation results are same as in Fig. 12.1.
Warning: Do following, after making the changes in the code (otherwise changes will not be shown in the simulation),

- Close the previous simulation
- Then, right click on the ‘Run simulation->Reset Behaviour simulation’
- Then, run the Behaviour-simulation again

Listing 12.2: Assignments in the interface

```verilog
// interface_ex.sv

interface logic_gate_if;
logic[3:0] a, b;
logic[5:0] c;
logic[5:0] c_2; // increment c by 2

assign c = a + b;
assign c_2 = c + 2;
endinterface

module or_ex(
    input logic[3:0] a, b,
    output logic[5:0] sum, sum_2
);

logic_gate_if lg (); // import all signals from interface
assign lg.a = a;
assign lg.b = b;
assign sum = lg.c;
assign sum_2 = lg.c_2; // increment sum by 2
endmodule
```
Chapter 13

Simulate and implement SoPC design

13.1 Introduction

In this tutorial, we will learn to design embedded system on FPGA board using Nios-II processor, which is often known as ‘System on Programmable chip (SoPC)’. Before beginning the SoPC design, let’s understand the difference between ‘computer system’, ‘embedded system’ and ‘SoPC system’. Computer systems, e.g. personal computers (PCs), support various end user applications. Selection of these computer systems for few specific applications, e.g. timers settings, displays and buzzers in microwave-ovens or washing machines etc., is not a cost effective choice. The Embedded systems are cost effective solution for such cases, where only few functionalities are required in the system. Since, embedded systems are designed for specific tasks, therefore the designs can be optimized based on the applications. Further, SoPC systems are the programmable embedded systems i.e. we can design the embedded systems using VHDL/Verilog codes and implement them on the FPGA board.

Nios II is a 32-bit embedded-processor architecture designed for Altera-FPGA board. In Fig. 13.1, various steps are shown to design the SoPC system on the FPGA board using Nios-II processor. In this chapter, these steps are discussed and a system is designed which displays the message on the computer and blinks one LED using FPGA board. Further, the outputs of this system is verified using Modelsim. It is recommended to read first two chapters before practicing the codes, as various issues related to the use of Nios software are discussed in these chapters.

Note: Note that, the NIOS-projects can not be run directly on the system, after downloading it from the website; therefore only ‘necessary files are provided on the website. Please see Appendix B to compile and synthesize the provided codes.

Note: Also, if you change the location of the project in your system (after creating it) or change the FPGA-board, then you need to follow the instructions in the Appendix B again.

13.2 Creating Quartus project

First, we need to create the project at desired location, with following steps,

- Path to project directory should not contain any spaces in the names of folder as shown in Fig. 13.2, as path will not be detected by the Nios-II software in later part of the tutorial.

- Choose the correct FPGA device as shown in Fig. 13.3. If you do not have any, then select correct device family and use it for rest of the tutorial. Note that, ‘simulation’ is the most important process of the design, and FPGA board is not required for creating and simulating the embedded design. Hence, if you don’t have FPGA board, you can still use the tutorial. Implementation of the design on the FPGA board requires the loading the ‘.sof’ and ‘.elf’ files on the board, which is not a big deal.
13.2. Creating Quartus project

Fig. 13.1: Flow chart for creating the embedded system

Fig. 13.2: Create project
Lastly, choose the correct simulation-software and language i.e. Modelsim-Altera and Verilog respectively as shown in Fig. 13.4.

13.3 Create custom peripherals

We can create peripheral devices e.g. adder, divider or clock generator using Verilog. Then these devices can be used in creating the SoPC using Nios-II software as discussed in Section 13.4. For simplicity of the tutorial, only predefined-peripherals are used in the designs, which are available in Nios-II software. Creating and using the custom-peripherals will be discussed in later chapters.
13.4 Create and Generate SoPC using Qsys

SoPC can be created using two tools in Quartus software i.e. ‘SOPC builder’ and ‘Qsys’ tools. Since Qsys is the recommended tool by the Altera, therefore we will use this tool for generating the SoPC system. To open the Qsys tool, go to Tools–>Qsys in Quartus software. Next, follow the below steps to create the SoPC system,

- Rename ‘clk_0’ to ‘clk’ by right clicking the name (optional step). Note that, renaming steps are optional; but assigning appropriate names to the components is good practice as we need to identify these components in later tutorial.
- In component library, search for Nios processor as shown in Fig. 13.5 and select the Nios II/e (i.e. economy version) for this tutorial. Note that various errors are displayed in the figure, which will be removed in later part of this section. Next, rename the processor to ‘nios_blinkingLED’ and connect the clock and reset port to ‘clk’ device, by clicking on the circles as shown in Fig. 13.6.

![Fig. 13.5: Add Nios processor](image)

![Fig. 13.6: Rename Nios processor and connect the ports](image)

- Next add the ‘onchip memory’ to the system with 20480 (i.e. 20k) bytes as shown in Fig. 13.7 and rename
it to RAM. For different FPGA boards, we may need to reduce the memory size, if the ‘memory-overflow’ error is displayed during ‘generation’ process in Fig. 13.14.

After that, search for ‘JTAG UART’ and add it with default settings. It is used for the communication of the FPGA device to Nios software. More specifically, it is required display the outputs of the ‘printf’ commands on the Nios software.

Next, add a PIO device for blinking the LED. Search for PIO device and add it as ‘1 bit’ PIO device (see Fig. 13.8), because we will use only one blinking LED. Since, the PIO device, i.e. ‘LED’, is available as external port, therefore name of the ‘external_connection’ must be defined as shown in Fig. 13.9.

Then, add all the connections as shown in the Fig. 13.9. Also, add the JTAG slave to the data master of Nios processors i.e. IRQ in Fig. 13.10

Next, double click on the to the Nios processor i.e. ‘nios_blinkingLED’ in the Fig. 13.9; and set RAM as reset and exception vectors as shown in Fig. 13.11.
13.4. Create and Generate SoPC using Qsys

Fig. 13.9: Settings for PIO and other device

Fig. 13.10: Connect IRQ
FPGA designs with Verilog and SystemVerilog

Fig. 13.11: Setting Reset and Exception vector for Nios processor

• Then, go to Systems–>Assign Base Address. This will assign the unique addresses for all the devices. With the help of these address, the devices can be accessed by C/C++ codes in Nios-II software. If everything is correct till this point, we will get the ‘0 Errors, 0 Warnings’ message as shown in Fig. 13.12.

• Finally, to allow the simulation of the designs, go to ‘generation’ tab and set the tab as shown in the Fig. 13.13. Note that, VHDL can not be used as simulation language, as this version of Quartus does not support it. Since, generated verilog files are used for the simulation settings settings only, therefore we need not to look at these files. Hence it does not matter, whether these files are created using VHDL or Verilog.

• Save the system with desired name e.g. ‘nios_blinkingLED.qsys’ and click on generate button. If system is generated successfully, we will get the message as shown in Fig. 13.14

• After this process, a ‘nios_blinkingLED.sopcinfo’ file will be generated, which is used by Nios-II software to create the embedded design. This file contains all the information about the components along with their base addresses etc. Further, two more folders will be created inside the ‘nios_blinkingLED’ folder i.e. ‘synthesis’ and ‘testbench’. These folders are generated as we select the ‘synthesis’ and ‘simulation’ options in Fig. 13.13, and contains various information about synthesis (e.g. ‘nios_blinkingLED.qip’ file) and simulation (e.g. ‘nios_blinkingLED_tb.qsys’ file). The ‘nios_blinkingLED.qip’ file will be used for the creating the top module for the design i.e. LEDs will be connected to FPGA board using this file; whereas ‘nios_blinkingLED_tb.qsys’ contains the information about simulation waveforms for the testbenches. Lastly, ‘nios_blinkingLED_tb.spd’ is generated which is used by Nios software to start the simulation process.

• In this way, SoPC system can be generated. Finally, close the Qsys tool. In next section, Nios software will be used to create the blinking-LED system using ‘nios_blinkingLED.sopcinfo’ file.

13.5 Create Nios system

In previous section, we have created the SoPC system and corresponding .sopcinfo file was generated. In this section, we will use the .sopcinfo file to create a system with blinking LED functionality.

To open the Nios software from Quartus software, click on Tools–>Nios II software Build Tools for Eclipse. If you are using it first time, then it will ask for work space location; you can select any location for this.

13.5. Create Nios system
Fig. 13.12: 0 errors and 0 warnings

Fig. 13.13: Simulation settings

13.5. Create Nios system
13.6 Add and Modify BSP

To use the .sopcinfo file, we need to create a ‘board support package (BSP)’. Further, BSP should be modify for simulation purpose, as discussed in this section.

13.6.1 Add BSP

To add BSP, go to File–>New–>Nios II Board Support Package. Fill the project name field and select the .sopcinfo file as shown in Fig. 13.15. Rest of the field will be filled automatically.

After clicking on finish, BSP_blinkingLED folder will be created which contains various files e.g. system.h, io.h and drivers etc. These files are generated based on the information in the .sopcfile e.g. in Fig. 13.16, which shows the partial view of system.h file, contains the information about LED along with the base address (note that, this LED was added along with base address in Section 13.4). Note that, address location is defined as ‘LED_BASE’ in the system.h file; and we will use this name in the tutorial instead of using the actual base address. In this way,
FPGA designs with Verilog and SystemVerilog

we need not to modify the ‘C/C++’ codes, when the base address of the LED is changed during Qsys modification process.

```
#define ALT_MODULE_CLASS led altera_avalnc_pic
#define LED_BASE 0x11000
#define LED_BIT_CLEARING_EDGE_REGISTER 0
#define LED_BIT_MODIFYING_OUTPUT_REGISTER 0
```

Fig. 13.16: system.h file

13.6.2 Modify BSP (required for using onchip memory)

**Note:** Some modifications are required in the BSP file for using onchip memory (due to it’s smaller size). Also, due to smaller size of onchip memory, C++ codes can not be used for NIOS design. Further, these settings are not required for the cases where external RAM is used for memory e.g. SDRAM (discussed in Chapter 15); and after adding external RAM, we can use C++ code for NIOS design as well.

To modify the BSP, right click on ‘BSP_blinkingLED’ and then click on Nios II–>BSP Editor. Then select the ‘enable_reduce_device_drivers’ and ‘enable_small_c_library’ as shown in Fig. 13.17; then click on the ‘generate’ button to apply the modifications.

```
#define ALT_MODULE_CLASS led altera_avalnc_pic
#define LED_BASE 0x11000
#define LED_BIT_CLEARING_EDGE_REGISTER 0
#define LED_BIT_MODIFYING_OUTPUT_REGISTER 0
```

Fig. 13.17: Modify BSP

13.7 Create application using C/C++

In previous section, various information are generated by BSP based to .sopcinfo file. In this section, we will write the ‘C’ application to blink the LED. Further, we can write the code using C++ as well.

To create the application, go to File–>New–>Nios II Application. Fill the application name i.e. ‘Application_blinkingLED’ and select the BSP location as shown in Fig. 13.18.

To create the C application, right click on the ‘Application_blinkingLED’ and go to New–>Source File. Write the name of source file as ‘main.c’ and select the ‘Default C source template’.

Next, write the code in ‘main.c’ file as shown in Listing 13.1. After writing the code, right click on the ‘Application_blinkingLED’ and click on ‘build project’.

**Explanation Listing 13.1**

The ‘io.h’ file at Line 2, contains various functions for operations on input/output ports e.g. IOWR(base, offset, data) at Line 15 is define in it. Next, IOWR uses three parameter i.e. base, offset and data which are set to ‘LED_BASE’, ‘0’ and ‘led_pattern’ respectively at Line 15. ‘LED_BASE’ contains the based address, which is defined in ‘system.h’ file at Line 4 (see Fig. 13.16 as well). Lastly, ‘alt_u8’ is the custom data-type (i.e. unsigned 8-bit integer), which is used at line 7 and defined in ‘alt_types.h’ at Line 3. It is required because, for predefined C data types e.g. int and long etc. the
size of the data type is defined by the compiler; but using ‘alt_types.h’ we can define the exact size for 
the data.

Since ‘alt_u8’ is 8 bit wide, therefore led_pattern is initialized as ‘0$times$01’ (i.e. 0000-0001) at Line 
7. Then this value is inverted at Line 14 (for blinking LED). Lastly, this pattern is written on the LED 
address at Line 15. Second parameter, i.e. offset is set to 0, because we want to write the pattern on 
LED_BASE (not to other location with respect of LED_BASE). Also, dummy loop is used at Line 19 
is commented, which will be required for visual verification of the blinking LED in Section 13.11.

Listing 13.1: Blinking LED with C application

```
//main.c
#include "io.h" // required for IOWR
#include "alt_types.h" // required for alt_u8
#include "system.h" // contains address of LED_BASE

int main(){
    alt_u8 led_pattern = 0x01; // on the LED

    // uncomment below line for visual verification of blinking LED
    // int i, itr=250000;

    printf("Blinking LED\n");

    while(1){
        led_pattern = ~led_pattern; // not the led_pattern
        IOWR(LED_BASE, 0, led_pattern); // write the led_pattern on LED

        // uncomment 'for loop' in below line for visual verification of blinking LED
        // dummy for loop to add delay in blinking, so that we can see the blinking.
        // for (i=0; i<itr; i++){}
    }
}
```
13.8 Simulate the Nios application

In previous section, we built the Nios application. To simulate this system, right click on ‘Application_blinkingLED’ and go to Run as–>NOIS II Modelsim. Then select the location of Modelsim software i.e. ‘win32aloem’ or ‘win64aloem’ folder as shown in Fig. 13.19; this can be found inside the folders where Altera software is installed.

Next, click on the advance button in Fig. 13.19 and a new window will pop-up. Fill the project location as shown in Fig. 13.20 and close the pop-up window. This location contains the ‘.spd’ file, which is required for simulation.

After above step, ‘Qsys testbench simulation package descriptor file name’ column will be filled with ‘.spd’ file automatically as shown in Fig. 13.21. If not, do it manually by searching the file, which is available in the project folder. If everything is correct, then apply and run buttons will be activated. Click on apply and then run button to start the simulation.

Modelsim window will pop-up after clicking the run button, which will display all the external ports as shown in Fig. 13.22. Right click on the external signals and click on ‘add to wave’. Next go to transcript section at the bottom of the modelsim and type ‘run 3 ms’. The simulator will be run for 3 ms and we will get outputs as shown in Fig. 13.23. In the figure, there are 3 signals i.e. clock, reset and LED, where last waveform i.e. ‘nios_blinkingled_inst_led_external_connection_export’ is the output waveform, which will be displayed on the LEDs.
13.8. Simulate the Nios application

Fig. 13.21: Run simulation

Fig. 13.22: Modelsim window

Fig. 13.23: Blinking LED simulation waveform
13.9 Adding the top level Verilog design

In last section, we designed the Nios system for blinking LED and tested it in modelsim. Now, next task is to implement this design on FPGA board. For this we, need to add a top level design, which connects all the input and output ports on the FPGA. Here, we have only three ports i.e. clock, reset and LEDs.

First add the design generated by the Qsys system to the project. For this, we need to add the '.qip' file into the project. This file can be found in ‘synthesis folder as shown in Fig. 13.24.

Next, we need to add a new Verilog file for port mapping. For this, create a new Verilog file with name ‘blinkingLED_VisualTest.vhd’ as shown in Listing 13.2. Then set it as ‘top level entity’ by right clicking it. Further, this declaration and port map code can be copied from Qsys software as well, which is available on ‘HDL example’ tab as shown in Fig. 13.25.

13.10 Load the Quartus design (i.e. .sof/.pof file)

Before loading the design on FPGA board, import the pin assignments from Assignments-->Import assignments and select the ‘DE2_PinAssg_PythonDSP.csv’ file, which is available on the website along with the codes. Lastly, compile the design and load the generated ‘.sof’ or ‘.pof’ file on the FPGA chip.
13.11 Load the Nios design (i.e. ‘.elf’ file)

In previous section, Verilog design is loaded on the FPGA board. This loading creates all the necessary connections on the FPGA board. Next we need to load the Nios design, i.e. ‘.elf file’, on the board. Since 50 MHz clock is too fast for visualizing the blinking of the LED, therefore a dummy loop is added in the ‘main.c’ file (see Lines 10 and 19) as shown in Listing 13.3. This dummy loop generates delay, hence LED does not change its state immediately.

After these changes, right click on the ‘Application_blinkingLED’ folder and click on Run as–>Nios II Hardware. The may load correctly and we can see the outputs. Otherwise a window will appear as shown in Fig. 13.26. If neither window appears nor design loaded properly, then go to Run–>Run Configuration–>Nios II Harware and select a hardware or create a harware by double-clicking on it.

Next, go to ‘Target connection’ tab and click on ‘refresh connection’ and select the two ignore-boxes of ‘System ID checks’ as shown in Fig. 13.27. Then click on the run button. Keep the reset button high, while loading the design, otherwise will not be loaded on the FPGA chip.

Once Nios design is loaded successfully, then ‘Blinking LED’ will be displayed on the ‘Nios II console’. Now if we change the reset to ‘0’ and then ‘1’ again; then the message will be displayed again as shown in Fig. 13.28. Further, blinking LED can be seen after this process.

13.11. Load the Nios design (i.e. ‘.elf’ file)
13.11. Load the Nios design (i.e. ‘.elf’ file)
13.12 Saving NIOS-console’s data to file

In Section 13.11, the message ‘Blinking LED’ is displayed on the NIOS console. Most of the time, we need to store the data in a file for further processing e.g. in Chapter 15, sine waveforms are generated using NIOS, and the resulted data is saved in a file and then plotted using Python; note that this plotting operation can not be performed when data is displayed on the NIOS console.

Please see the video: NIOS II - Save data to the file using JTAG-UART if you have problem with this part of tutorial.

To save the data on a file, first build the project as discussed in the Section 13.7. Next, right click on the ‘Application_BlinkingLED’ and go to ‘NIOS II–>NIOS II Command Shell’. Then, in the command prompt, execute the following two commands,

- `nios2-download -g Application_BlinkingLED.elf`: This will load the NIOS design on the FPGA board.
- `nios2-terminal.exe -q --quiet > blinkOut.txt`: This will save the messages in the file ‘blinkOut.txt’, which will be saved in the ‘Application_BlinkingLED’ folder. We can now, reset the system and ‘Blinking LED’ message will be displayed twice as shown in Fig. 13.28.
- ‘-q --quiet’ options is used to suppress the NIOS-generated message in the file. For more options, we can use ‘-help’ option e.g. `nios2-terminal --help`.
- Lastly, ‘>’ sign erases the contents of existing file before writing in it. To append the current outputs at the end of the existing file, use ‘>>’ option, instead of ‘>’.
- We can run these two commands in one step using ‘&&’ operators i.e.

```bash
nios2-download -g Application\_BlinkingLED.elf && nios2-terminal.exe -q --quiet > ../../python/data/\_
blinkOut.txt).
```

In this case, ‘../../python/data/blinkOut.txt’ command will save the ‘blinkOut.txt’ file by going two folders-back i.e. ‘../../’, then it will save the file in ‘data’ folder which is inside the ‘python’ folder. In this way, we can save the results at any location.

13.13 Conclusion

In this tutorial, we saw various steps to create a embedded Nios processor design. We design the system for blinking the LED and displaying the message on the ‘Nios II console’ window. Also, we learn the simulation methods for Nios-II designs. In next chapter, we will learn about adding components to the ‘Qsys’ file. Also, we will see the process of updating the BSP according to new ‘.sopcinfo’ file.
Chapter 14

Reading data from peripherals

14.1 Introduction

In Chapter 13, the values of the variables in the code i.e. ‘led_pattern’ were sent to PIO (peripheral input/output) device i.e. LED. In this chapter, we will learn to read the values from the PIO. More specifically, the values will be read from the external switches. These values will decide the blinking rate of the LED. Further, we will not create a new ‘.qsys’ file, but modify the previous ‘.qsys’ file to generate the new system. Also, we will see the procedures to modify the existing Nios project i.e. BSP and Application files (instead of creating the new project).

14.2 Modify Qsys file

First create or open a Quartus project as discussed in Chapter 13. Then open the ‘Qsys’ file, which we have created in the previous chapter and modify the file as below,

- **Modify LED port**: Double click on the ‘led’ and change the ‘Width’ column to ‘2’ from ‘1’; because in this chapter, we will use two LEDs which will blink alternatively.
- **Add Switch Port**: Next, add a new PIO device and set it to ‘output’ port with width ‘8’ as shown in Fig. 14.1. Next, rename it to ‘switch’ and modify it’s clock, reset and external connections as shown in Fig. 14.2.

![Fig. 14.1: Add switch of width 8](image-url)

- Next, assign base address by clicking on System—>Assign base addresses.
- Finally, generate the system, by clicking on the ‘Generate button’ with correct simulation settings, as shown in Fig. 13.14.
14.3 Modify top level design in Quartus

Since, LED port is modified and the ‘switch’ port is added to the system, therefore top level module should be modified to assign proper connections to the FPGA chip. Top level design for this purpose is shown in Listing 14.1.

Listing 14.1: Modify top level design in Quartus

```verbatim
// blinkingLED_VisualTest.v
module blinkingLED_VisualTest
(
    input wire CLOCK_50, reset,
    input wire [7:0] SW,
    output wire[1:0] LEDR
);

nios_blinkingLED u0 (
    .clk_clk (CLOCK_50), // clk.clk
    .reset_reset_n (reset), // reset.reset_n
    .switch_external_connection_export (SW), // switch_external_connection.export
    .led_external_connection_export (LEDR) // led_external_connection.export
);
endmodule
```

14.4 Modify Nios project

Since ‘Qsys’ system is modified, therefore corresponding ‘.sopcinfo’ file is modified also. Now, we need to update the system according to the new ‘.sopcinfo’ file.

14.4.1 Adding Nios project to workspace

If ‘workspace is changed’ or ‘BSP/Application files are removed’ from the current workspace, then we need to add these files again in the project, as discussed below,

**Note:** If the location of the project is changed, then we need to created the NIOS project again, as shown in Appendix B.

- First go to Files–>Import–>‘Import Nios II software...’ as shown in Fig. 14.3; and select the ‘application’ from the ‘software’ folder (see Fig. 14.4) inside the main directory. Finally, give it the correct name i.e. ‘Application_blinkingLED’ as shown in Fig. 14.5
- Similarly, add the BSP folder in the current workspace.
Fig. 14.3: Import Application and BSP files

Fig. 14.4: Application and BSP files are in software folder
FPGA designs with Verilog and SystemVerilog

Fig. 14.5: Add application Name i.e. Application_blinkingLED

• Now, open the ‘system.h’ file in the BSP. Here, we can see that LED data width is still ‘1’ as shown in Fig. 14.6. Also, we can not find the ‘switch’ entries in the system.h file.

```
#define ALT_MODULE_CLASS_led altera_avalon_pio
#define LED_BASE 0x11000
#define LED_BIT_CLEARING_EDGE_REGISTER 0
#define LED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define LED_CAPTURE 0
#define LED_DATA_WIDTH 1
```

Fig. 14.6: LED data width is not updated to ‘2’

• To update the BSP, right click on the BSP folder and go to Nios–>Generate BSP. It will update the BSP files.
• Sometimes, proper addresses are not assigned during generation in ‘Qsys’ system as shown in Fig. 14.7. Here, SWITCH_BASE is set to ‘0$times$0’. To remove this problem, assign base addresses again and regenerate the system as discussed in Section 14.2.

```
#define ALT_MODULE_CLASS_switch altera_avalon_pio
#define SWITCH_BASE 0x0
#define SWITCH_BIT_CLEARING_EDGE_REGISTER 0
#define SWITCH_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SWITCH_CAPTURE 0
#define SWITCH_DATA_WIDTH 8
```

Fig. 14.7: Base address is not assigned to switch

14.5 Add ‘C’ file for reading switches

Next, modify the ‘main.c’ file as shown in Listing 14.2. Finally, build the system by pressing ‘ctrl+B’.

Explanation Listing 14.2

‘IORD(base, offset)’ command is used the read the values form I/O ports as shown at Line 19 of the listing. Line 19 reads the values of the switches; which is multiply by variable ‘itr’ (see Line 22), to set the delay value base on switch patterns. Also, ‘iter ‘value is set to ‘1000’ at Line 11, so that multiplication can produce sufficient delay to observe the blinking LEDs.
Listing 14.2: Blinking LED with C application

```c
//main.c
#include "io.h"
#include "alt_types.h"
#include "system.h"

int main()
{
    static alt_u8 led_pattern = 0x01; // on the LED

    // swValue : to store the value of switch
    // swDelay = swValue * iter, is the overall delay
    int i, swDelay, swValue, itr=1000;

    printf("Blinking LED\n");
    while(1){
        led_pattern = ~led_pattern; // not the led_pattern
        IOWR(LED_BASE, 0, led_pattern); // write the led_pattern on LED

        // read the value of switch
        swValue = IORD(SWITCH_BASE, 0);

        // calculate delay i.e. multiply switch value by 1000
        swDelay = swValue * itr;

        // dummy loop for delay
        for (i=0; i<swDelay; i++){}
    }
}
```

14.6 Simulation and Implementation

If build is successful, then we can simulate and implement the system as discussed in Chapter 13. Fig. 14.8 and Fig. 14.9 illustrate the simulation results for switch patterns ‘0000-0000’ and ‘0000-0001’ respectively. Note that, blinking patterns are shown by ‘01’ and ‘10’, which indicates that LEDs will blink alternatively. Also, blinking-time-periods for patterns ‘0000-0000’ and ‘0000-0001’ are ‘4420 ns’ and ‘1057091 ns’ respectively (see square boxes in the figures), which show that blinking periods depend on the switch patterns.

![Simulation waveforms with switch pattern ‘0000-0000’](image)

Fig. 14.8: Simulation waveforms with switch pattern ‘0000-0000’

To implement the design, compile the top level design in Quartus and load the ‘.sof’ file on the FPGA chip. Then load the ‘.elf’ file from Nios software to FPGA chip. After this, we can see the alternatively blinking LEDs on the board.
14.7 Conclusion

In this chapter, values from the PIO device i.e. switch patterns are read using IORD command. These switch patterns are used to decide the blinking rate of the LEDs. Further, we discussed the procedure to modify the existing Qsys, Quartus and Nios to extend the functionalities of the system.
The Man who works for others, without any selfish motive, really does good to himself.

–Ramakrishna Paramahansa

Chapter 15

UART, SDRAM and Python

15.1 Introduction

In this chapter, UART communication is discussed for NIOS design. Values of Sin(x) is generated using NIOS and the data is received by computer using UART cable. Since, onchip memory is smaller for storing these values, therefore external memory i.e. SDRAM is used. Further, the received data is stored in a file using ‘Tera Term’ software; finally live-plotting of data is performed using Python.

In this chapter, we will learn following topics,

- UART interface,
- Receiving the data on computer using UART communication,
- SDRAM interface,
- Saving data generated by NIOS design to a file using ‘Tera Term’,
- Updating a existing QSys design and corresponding Verilog and NIOS design,
- Live-plotting of data using Python.

15.2 UART interface

First, create a empty project with name ‘UartComm’ (see Section 1.2). Next, open the QSys from Tools->Qsys. Add ‘Nios Processor’, ‘On-chip RAM (with 20k total-memory-size), ‘JTAG UART’ and ‘UART (RS-232 Serial Port)’ (all with default settings). Note that, Baud rate for UART is set to ‘115200’ (see Fig. 15.1), which will be used while getting the data on computer. Lastly, connect these items as shown in Fig. 15.2; save it as ‘Uart_Qsys.qsys’ and finally generate the QSys system.

Now, add the file ‘Uart_Qsys.qip’ to the Verilog project. Next, create a new ‘Block diagram (.bdf) file and import the Qsys design to it and assign correct pin numbers to it, as shown in Fig. 15.3. Save it as ‘Uart_top.bdf’ and set it as ‘top level entity’. Lastly, import the pin assignment file and compile the design. Finally, load the design on FPGA board.

15.3 NIOS design

In Chapter 13, we created the ‘BSP’ and ‘application’ file separately for NIOS design. In this chapter, we will use the template provided with NIOS to create the design. For this, open the NIOS software and go to ‘Files–>New–>NIOS II Application and BSP from Template’. Next, Select the ‘UART_Qsys.sopcinfo’ file and ‘Hello World’ template and provide the desired name to project e.g. UART_comm_app, as shown in Fig, and click ‘next’. In this window, enter the desired name for BSP file in the ‘Project name’ column e.g. ‘UART_comm_bsp’; and click on Finish.
15.3. NIOS design

Fig. 15.1: UART settings

Fig. 15.2: Qsys connections
15.3. NIOS design

FPGA designs with Verilog and SystemVerilog

Fig. 15.3: Top level entity ‘Uart_top.bdf’

Fig. 15.4: Create NIOS project from template
15.4 Communication through UART

To receive the data on computer, we need some software like Putty or Tera Term. In this tutorial, we are using ‘Tera Term’ software, which can be downloaded freely. Also, we need to change the UART communication settings; so that, we can get messages through UART interface (instead of JTAG-UART) as shown next.

Right click on ‘UART_comm_bsp’ and go to ‘NIOS II–>BSP editor’; and select UART_115200 for various communication as shown in Fig. 15.5; and finally click on generate and then click on exit. Now, all the ‘printf’ statements will be send to computer via UART port (instead of Jtag-uart). We can change it to JTAG-UART again, by changing UART_115200 to JTAG-UART again. Note that, when we modify the BSP using BSP-editor, then we need to generate the system again.

Now, open the Tera Term and select the ‘Serial’ as shown in Fig. 15.6. Then go to ‘Setup–>Serial Port...’ and select the correct baud rate i.e. 115200 and click OK, as shown in Fig. 15.7.

Finally, right click on ‘UART_comm_app’ in NIOS and go to ‘Run As–>3 NIOS 2 Hardware’. Now, we can see the output on the Tera Term terminal, as shown in Fig. 15.8.
FPGA designs with Verilog and SystemVerilog

15.4. Communication through UART

Fig. 15.7: Select correct baud rate

Fig. 15.8: ‘Hello from NIOS II!’ on Tera Term
15.5 SDRAM Interface

Our next aim is to generate the Sine waves using NIOS and then plot the waveforms using python. If we write the C-code in current design, then our system will report the memory issue as onchip memory is too small; therefore we need to use external memory. In this section, first, we will update the Qsys design with SDRAM interface, then we will update the Quartus design and finally add the C-code to generate the Sine waves.

15.5.1 Modify QSys

First, Open the UART_Qsys.qsys file in QSys software. Now, add SDRAM controller with default settings, as shown in Fig. 15.9. Next, connect all the ports of SDRMA as shown in Fig. 15.10. Then, double click the ‘nios2_qsys_0’ and select ‘SDRAM’ as reset and exception vector memory, as shown in Fig. 15.11.

Next, we will add ‘Switches’ to control the amplitude of the sine waves. For this add the PIO device of ‘8 bit with
type input’, and rename it as ‘switch’, as shown in Fig. 15.12. Finally, go to System–>Assign base addresses, and generate the system.

![Fig. 15.12: Add switches for controlling the amplitude of sine waves](image)

### 15.5.2 Modify Top level Quartus design

Now, open the ‘Uart_top.bdf’ file in Quartus. Right click on the ‘Uart_Qsys’ block and select ‘Update symbol or block’; then select the option ‘Selected symbol(s) or block(s)’ and press OK. It will display all the ports for ‘SDRAM’ and switches. Next, we need to assign the correct ‘pin names’ to these ports, as shown in Fig. 15.13.

![Fig. 15.13: Assigning Pins to SDRAM and Switches](image)

Note that, there should be ‘-3 ns clock delay’ for SDRAM as compare to FPGA clock, therefore we need to add the clock with ‘-3 ns delay’. For this, double click on the Uart_top.bdf (anywhere in the file), and select ‘MegaWizard Plug-In Manager’. Then select ‘Create a new custom megafunction variation’ in the popped-up window and click next. Now, select ALTPLL from IO in Installed Plug-Ins option, as shown in Fig. 15.14, and click next. Then, follow the figures from Fig. 15.15 to Fig. 15.20 to add the ALTPLL to current design i.e. ‘Uart_top.bdf’. Finally, connect the ports of this design as shown in Fig. 15.21. Note that, in these connections, output of ALTPLL design is connected to ‘DRAM_CLK’, which is clock-port for DRAM. Lastly, compile and load the design on FPGA board.

![Fig. 15.14: Selecting ALTPLL](image)

### 15.5.3 Updating NIOS design

Since, we have updated the QSys design, therefore the corresponding .sopcinfo file is also updated. Further, BSP files depends on the .sopcinfo file, therefore we need to update the BSP as well. For this, right click on ‘Uart_comm_bsp’ and go to ‘NIOS II–>BSP Editor; and update the BSP as shown in Fig. 15.22 and click on
15.5. SDRAM Interface

Fig. 15.14: ALTPLL generation

Fig. 15.15: ALTPLL creation, step 1
15.5. SDRAM Interface
15.5. SDRAM Interface
‘generate’ and then click ‘exit’. Note that, ‘enable’ options are unchecked now, because we are using External memory, which is quite bigger than onchip-memory, so we do not need ‘small’ size options.

Now, update the ‘hello_world.c’ file as shown in Listing 15.1.

Listing 15.1: Sin and Cos wave generation

```c
//hello_world.c
#include "io.h"
#include "alt_types.h"
#include "system.h"
#include "math.h"

int main(){
    float i=0, sin_value, cos_value;
    alt_u8 amplitude;
    while(1){
        amplitude = IORD(SWITCH_BASE, 0);
        sin_value = (int)amplitude * (float)sin(i);
        cos_value = (int)amplitude * (float)cos(i);
        printf("%f,%f\n", sin_value, cos_value);
        i = i+0.01;
    }
}
```

(continues on next page)
In Tera Term, we can save the received values in text file as well. Next, go Files->Log and select the filename at desired location to save the data e.g. ‘sineData.txt’.

Finally, right click on ‘UART_comm_app’ in NIOS and go to ‘Run As->3 NIOS 2 Hardware’. Now, we can see the decimal values on the screen. If all the switches are at ‘0’ position, then values will be ‘0.000’ as amplitude is zero. Further, we can use any combination of 8 Switches to increase the amplitude of the sine and cosine waves. Also, result will be stored in the ‘sineData.txt’ file. Content of this file is shown in Fig. 15.23

2.407716, -1.789666  
2.389999, -1.813653  
2.371444, -1.837459  
2.352951, -1.861081  
2.334223, -1.884517  
2.315261, -1.907765  
2.296068, -1.930821

Fig. 15.23: Content of ‘sineData.txt’ file

15.6 Live plotting the data

In the previous section, we store the sine and cosine wave data on the ‘sineData.txt’ using UART communication. Now, our last task is to plot this data continuously, so that it look like animation. For this save the Listing 15.2, in the location where ‘sineData.txt’ is saved. Now, open the command prompt and go to the location of python file. Finally, type ‘python main.py’ and press enter. This will start plotting the waveform continuously based on the data received and stored on the ‘sineData.txt’ file. The corresponding plots are shown in Fig. 15.24.

Listing 15.2: Code for live plotting of logged data

```python
import matplotlib.pyplot as plt
import matplotlib.animation as animation

fig = plt.figure()
ax1 = fig.add_subplot(2,1,1)
ax2 = fig.add_subplot(2,1,2)

def animate(i):
    readData = open("sineData.txt","r").read()
    data = readData.split('\\n')
    sin_array = []
    cos_array = []
    for d in data:
        if len(d)>1:
            sin, cos = d.split(',
')
            sin_array.append(sin)
            cos_array.append(cos)
    ax1.clear()
    ax1.plot(sin_array)
    ax1.plot(cos_array)
    ax2.clear()
    ax2.plot(cos_array)

def main():

```

(continues on next page)
In this chapter, first we display the ‘Hello’ message using UART and Tera Term. Then, SDRAM is included in the design and correspondingly all the other designs are updated i.e. Quartus and NIOS. Then, the data is stored in the text file and finally it is plotted with the help of Python programming language.
Appendix A

Script execution in Quartus and Modelsim

To use the codes of the tutorial, Quartus and Modelsim softwares are discussed here. Please see the video: Create and simulate projects using Quartus and Modelsim, if you have problem in using Quartus or Modelsim software.

Note: Note that, this appendix uses the VHDL file, but same procedure is applicable for Verilog projects as well.

A.1 Quartus

In this section, ‘RTL view generation’ and ‘loading the design on FPGA board’ are discussed.

A.1.1 Generating the RTL view

The execute the codes, open the ‘overview.qpf’ using Quartus software. Then go to the files and right-click on the Verilog file to which you want to execute and click on ‘Set as Top-Level Entity’ as shown in Fig. 1.1. Then press ‘ctrl+L’ to start the compilation.

To generate the designs, go to Tools–>Netlist Viewer–>RTL Viewer; and it will display the design.

A.1.2 Loading design on FPGA board

Quartus software generates two types of files after compilation i.e. ‘.sof’ and ‘.pof’ file. These files are used to load the designs on the FPGA board. Note that ‘.sof’ file are erased once we turn off the FPGA device; whereas ‘.pof’ files are permanently loaded (unless removed or overwrite manually). For loading the design on the FPGA board, we need to make following two changes which are board specific,

• First, we need to select the board by clicking on Assignments–>Device, and then select the correct board from the list.
• Next, connect the input/output ports of the design to FPGA board by clicking on Assignments–>Pin Planner. It will show all the input and output ports of the design and we need to fill ‘location’ column for these ports.
• To load the design on FPGA board, go to Tools–>Programmer.
• Then select JTAG mode to load the ‘.sof’ file; or ‘Active Serial Programming’ mode for loading the ‘.pof’ file. Then click on ‘add file’ and select the ‘.sof/.pof’ file and click on ‘start’. In this way, the design will be loaded on FPGA board.
A.2 Modelsim

We can also verify the results using modelsim. Follow the below steps for generating the waveforms,

- First, open the modelsim and click on ‘compile’ button and select all (or desired) files; then press ‘Compile’ and ‘Done’ buttons. as shown in Fig. 1.2.

- Above step will show the compile files inside the ‘work library’ on the library panel; then right click the desired file (e.g. comparator2Bit.vhd) and press ‘simulate’, as shown on the left hand side of the Fig. 1.2. This will open a new window as shown in Fig. 1.3.

- Right click the name of the entity (or desired signals for displaying) and click on ‘Add wave’, as shown in Fig. 1.3. This will show all the signals on the ‘wave default’ panel.

- Now go to transcript window, and write following command there as shown in the bottom part of the Fig. 1.3. Note that these commands are applicable for 2-bit comparators only; for 1-bit comparator assign values of 1 bit i.e. ‘force a 1’ etc.

```plaintext
force a 00
force b 01
run
```

Above lines with assign the value 00 and 01 to inputs ‘a’ and ‘b’ respectively. ‘run’ command will run the code and since ‘a’ and ‘b’ are not equal in this case, therefore ‘eq’ will be set to zero and the waveforms will be displayed on ‘wave-default’ window, as shown in Fig. 1.3. Next, run following commands,

```plaintext
force a 01
run
```

Now ‘a’ and ‘b’ are equal therefore ‘eq’ will be set to 1 for this case. In this way we can verify the designs using Modelsim.
A.2. Modelsim

Fig. 1.2: Modelsim: Compile and Simulate

Fig. 1.3: Modelsim: Waveforms
Appendix B

How to implement NIOS-designs

Please implement the designs of Chapter 1 (i.e. Verilog design) and Chapter 13 (i.e. NIOS design), before following this section.

Unlike Verilog designs, NIOS designs cannot be run directly on a system just by downloading it. Therefore, only required design-files are provided (instead of complete project) for NIOS systems. We need to follow the steps provided in this section, to implement the NIOS design on the FPGA.

Note that Verilog codes and C/C++ codes of the tutorials are available on the website; these codes are provided inside the folders with name VerilogCodes (or Verilog) and CppCodes (or c, or software/ApplicationName_app) respectively. Along with these codes, .qsys files are also provided, which are used to generated the .sopc and .sopcinfo files. Lastly, pin assignments files for various Altera-boards are also provided in the zip folders.

Please follow the below step, to compile the NIOS design on new system. Further, if you change the location of the project in the computer (after compiling it successfully), then NIOS design must be implemented again by following the instruction in Section B.4

Note: Note that, this appendix uses the VHDL file, but same procedure is applicable for Verilog projects as well. Codes files used in this section, are available in the folder ‘Appendix-How_to_implement_Nios_design’, which can be downloaded from the website.

B.1 Create project

First create a new Quartus project (with any name) as shown in Section 1.2; and copy all the downloaded files (i.e. VerilogCodes, CppCodes, Pin-assignments and .qsys files) inside the main project directory.

B.2 Add all files from VerilogCodes folder

- Next, add all the files inside the folder ‘VerilogCodes’, to project as shown in Fig. 2.1. Do not forget to select ‘All files’ option while adding the files as shown in Fig. 2.1.

- In Chapter 1, we created ‘Verilog codes’ from the ‘Block schematic design’. These two designs are same, therefore while compilation the multiple-design error will be reported. Therefore we need to remove the duplicate designs as shown in Fig. 2.2. Note that, there are two duplicate designs i.e. one for half_adder and other is for full_adder as shown in the figure.

- In this project, ‘full_adder_nios_test.bdf’ is the top-level design, which is shown in Fig. 2.3. Note that, here ‘name method’ is used to connect the ‘addr_input[2..0] with port ‘a’, ‘b’ and ‘c’. The method for giving name to a wire is shown in figure (see on the bottom-left side).
FPGA designs with Verilog and SystemVerilog

Fig. 2.1: Add all files from VerilogCodes folder

Fig. 2.2: Add all files from VerilogCodes folder
Now, select ‘full_adder_nios_test.bdf’ as the top level entity, as shown in Fig. 2.4.

- Modify the pin-assignment file and import it to the project. Also, make sure that correct FPGA-device is selected for the project. If problem in pin-assignments or device selection, then see Chapter 1 again.

### B.3 Generate and Add QSys system

Open the Qsys from Tools→Qsys; and then open the downloaded ‘.qsys’ file and follow the below steps,

- First, refresh the system, by clicking on Files→Refresh System.
- Next, select the correct the device type as shown in Fig. 2.5.
- Now, assign base addresses and interrupt numbers by clicking on System→‘Assign base addresses’ and ‘Assign interrupt numbers’.
- If there are some errors after following the above steps, then delete and add the Nios-processor again; and make the necessary connection again i.e. clock and reset etc. Sometimes we may need to create the whole Qsys-design again, if error is not removed by following the above steps.
- Finally, generate the system as shown in Fig. 2.6 (or refer to Fig. 13.13 for generating system, if simulation is also used for NIOS design). Finally, close the Qsys after getting the message ‘Generate Completed’.
FPGA designs with Verilog and SystemVerilog

**Fig. 2.5:** Change device family

**Fig. 2.6:** Generate QSys system

B.3. Generate and Add QSys system
• Finally, add the Qsys design to main project. For this, we need to add the ‘.qip’ file generated by Qsys, which is available inside the synthesis folder. To add this file, follow the step in Fig. 2.1. You need to select the ‘All files’ option again to see the ‘.qip’ file as shown in Fig. 2.7.

![Fig. 2.7: Change device family](image)

• Now, compile and load the design on FPGA system.

### B.4 Nios system

Next, we need to create the NIOS system. For this, follow the below steps,

- Follow the steps in Section 13.5 and refer{sec_add_modify_bsp} to create the NIOS-BSP file. Note that, you need to select the ‘.sopcinfo’ file, which is inside the current main-project-directory.
- Next, we need to create the application file. To create the application, go to File->New->Nios II Application. Fill the application name e.g. ‘Application_fullAdder’ and select the BSP location as shown in Fig. 13.18.
- Note that, if ‘c code’ is provided inside the ‘software folder (not in the ‘CppCodes’ or ‘c’ folders)’ e.g. ‘software/fullAdder_app’, then copy and paste folder-name as the application name i.e. ‘fullAdder_app’ to create the application file. Note that, we usually add ‘_app’ at the end of application name and ‘_bsp’ at the end of BSP name. In this case, ‘c code’ will automatically added to the project. Next, right click on the ‘c file’ and select ‘add to NIOS II build’; and skip the next step of adding ‘c file’, as it is already added in this case. Please see the video: Appendix - How to implement NIOS design, if you have problem in this part of tutorial.
- Next, we need to import the ‘c’ code from folder ‘CppCodes (or c)’. For this, right click on the application and click on Import->General->File System->From Directory; browse the directory, where we have saved the CppCodes and select the files as shown in Fig. 2.8. Finally, simulate the system as described in Section 13.8.
- Finally, simulate or load the design on FPGA. Please refer to Section 13.8 for simulation; and to Section 13.11 for loading the NIOS design on FPGA. **Do not forget to keep reset button high, while loading the NIOS II design.**
- The current example will display the outputs on NIOS terminal, as shown in Fig. 2.9. Also, sum and carry values will be displayed on the LEDs.
FPGA designs with Verilog and SystemVerilog

Fig. 2.8: Adding C files

Fig. 2.9: Nios Output of current design